

2nd part - Display driver

Listing of VHDL code of the procces p_mux

```
p_mux : process(s_cnt, data0_i, data1_i, data2_i, data3_i, dp_i)
    begin
         case s_cnt is
              when "11" =>
                  s_hex <= data3_i;</pre>
                   dp_o \leftarrow dp_i(3);
                  dig_o <= "0111";
              when "10" =>
                  s_hex <= data2_i;</pre>
                   dp_o \leftarrow dp_i(2);
                  dig_o <= "1011";
              when "01" =>
                  s_hex <= data1_i;</pre>
                  dp_o \leftarrow dp_i(1);
                  dig_o <= "1101";
              when others =>
                   s_hex <= data0_i;</pre>
                   dp_o \leftarrow dp_i(0);
                  dig_o <= "1110";
         end case;
```

```
end process p_mux;
end architecture Behavioral;
```

Listing of VHDL testbench file tb_driver_7seg_4digits

```
architecture testbench of tb_driver_7seg_4digits is
   -- Local constants
   constant c CLK 100MHZ PERIOD : time := 10 ns;
   --Local signals
   signal s clk 100MHz : std logic;
   signal s_reset : std_logic;
   signal s clk : std logic;
   signal s_data0_i : std_logic_vector (4 - 1 downto 0);
   signal s_data1_i : std_logic_vector (4 - 1 downto 0);
   signal s_data2_i : std_logic_vector (4 - 1 downto 0);
   signal s data3 i : std logic vector (4 - 1 downto 0);
   signal s_dp_i : std_logic_vector (4 - 1 downto 0);
   signal s_dp_o : std_logic;
   signal s seg o : std logic vector (7 - 1 downto 0);
   signal s_dig_o : std_logic_vector (4 - 1 downto 0);
begin
   -- Connecting testbench signals with driver_7seg_4digits entity
   -- (Unit Under Test)
   --- WRITE YOUR CODE HERE
   uut_driver_7seg_4digits : entity work.driver_7seg_4digits
   port map(
           --- WRITE YOUR CODE HERE
           clk => s clk 100MHz,
           reset
                 => s_reset,
           data0 i => s data0 i,
           data1_i => s_data1_i,
           data2_i => s_data2_i,
           data3_i => s_data3_i,
           dp_i => s_dp_i
           dp_o => s_dp_o,
           seg_o => s_seg_o,
           dig_o => s_dig_o
       );
```


```
_____
-- Clock generation process
-----
p_clk_gen : process
begin
   while now < 750 ns loop
                            -- 75 periods of 100MHz clock
       s clk 100MHz <= '0';
       wait for c_CLK_100MHZ_PERIOD / 2;
       s clk 100MHz <= '1';
       wait for c_CLK_100MHZ_PERIOD / 2;
   end loop;
   wait;
end process p_clk_gen;
-- Reset generation process
p_reset_gen : process
begin
   s reset <= '1';
   wait for 20ns;
   -- Reset activated
   s_reset <= '0';</pre>
   wait for 700ns;
   -- Reset deactivated
   s reset <= '1';
   wait;
end process p reset gen;
-- Data generation process
p_stimulus : process
begin
   report "Stimulus process started" severity note;
   --3.142
   s_data3_i <= "0011";
   s_data2_i <= "0001";
   s_data1_i <= "0100";
   s_data0_i <= "0010";
   s_dp_i <= "0111";
   wait for 400ns;
   assert ((s_dig_o = "0111") or (s_dp_o = '1') or (s_seg_o = "0010010"))
   report "Test failed for input combination: 0111, 1, 0010010" severity error;
```

```
s_data3_i <= "1001";
s_data2_i <= "0111";
s_data1_i <= "0000";
s_data0_i <= "0011";

s_dp_i <= "1110";
wait for 200ns;

assert ((s_dig_o = "1101") or (s_dp_o = '1') or (s_seg_o = "0001111"))
report "Test failed for input combination: 1101, 1, 0001111" severity error;
report "Stimulus procces finished" severity note;
wait;
end process p_stimulus;</pre>
```

Screenshot with simulated waweforms



Listing of VHDL architecture of the top layer

```
data1_i(3) \Rightarrow SW(7),
                data1_i(2) \Rightarrow SW(6),
                data1_i(1) \Rightarrow SW(5),
                data1_i(0) \Rightarrow SW(4),
                data2_i(3) \Rightarrow SW(11),
                data2_i(2) \Rightarrow SW(10),
                data2 i(1) \Rightarrow SW(9),
                data2_i(0) \Rightarrow SW(8),
                data3_i(3) \Rightarrow SW(15),
                data3_i(2) \Rightarrow SW(14),
                data3_i(1) \Rightarrow SW(13),
                data3_i(0) \Rightarrow SW(12),
                dp_i => "0111",
                dp_o \Rightarrow DP,
                seg_o(6) \Rightarrow CA,
                seg_o(5) \Rightarrow CB,
                seg_o(4) \Rightarrow CC,
                seg_o(3) \Rightarrow CD,
                seg_o(2) \Rightarrow CE
                seg_o(1) \Rightarrow CF,
                seg_o(0) \Rightarrow CG,
                dig_o \Rightarrow AN(4 - 1 downto 0)
           );
     -- Disconnect the top four digits of the 7-segment display
     AN(7 downto 4) <= b"1111";
end architecture Behavioral;
```

3rd part - Eight digit driver image

