
☐ smolao / Digital-electronics-1





3rd task - Vivado (Ondřej Smola - 217628)

1st Preparation task


2nd Two-bit wide 4-to-1 multiplexer

Listing of VHDL architecture from source file

Listing od VHDL stimulus process from testbench file

```
p_stimulus : process
begin
    -- Report a note at the beginning of stimulus process
    report "Stimulus process started" severity note;
    -- First test values
    s_d <= "00"; s_c <= "00"; s_b <= "00"; s_a <= "00";
    s_sel <= "00"; wait for 100 ns;</pre>
    s_d <= "10"; s_c <= "01"; s_b <= "01"; s_a <= "00";
    s sel <= "00"; wait for 100 ns;
    s_d <= "10"; s_c <= "01"; s_b <= "01"; s_a <= "11";
    s_sel <= "00"; wait for 100 ns;</pre>
    s d <= "10"; s c <= "01"; s b <= "01"; s a <= "00";
    s_sel <= "01"; wait for 100 ns;</pre>
    s_d <= "10"; s_c <= "01"; s_b <= "11"; s_a <= "00";
    s_sel <= "01"; wait for 100 ns;</pre>
    -- WRITE OTHER TEST CASES HERE
    -- Report a note at the end of stimulus process
    report "Stimulus process finished" severity note;
    wait;
end process p_stimulus;
```

Screenshot with simulated time waweforms



3rd Task - Link to my README file with Vivado Tutorial

My Vivado tutorial