



# Figure with connection RGB LEDs on Nexys A7 board and completed table with color settings

RGB LED	Artix-7 pin names	Red	Yellow	Green
LD16	N15, M16, R12	1,0,0	1,1,0	0,1,0
LD17	N16, R11, G14	1,0,0	1,1,0	0,1,0



# 2nd part - Traffic light controller

# State diagram



## Listing of VHDL code of sequential process p\_traffic\_fsm


```
p_traffic_fsm : process(clk)
   begin
       if rising_edge(clk) then
           elsif (s_en = '1') then
               -- Every 250 ms, CASE checks the value of the s_state
               -- variable and changes to the next state according
               -- to the delay value.
               case s state is
                   -- If the current state is STOP1, then wait 1 sec
                   -- and move to the next GO WAIT state.
                   when STOP1 =>
                       -- Count up to c_DELAY_1SEC
                      if (s_cnt < c_DELAY_1SEC) then</pre>
                          s cnt \le s cnt + 1;
                       else
                          -- Move to the next state
                          s state <= WEST GO;
                          -- Reset local counter value
                          s_cnt <= c_ZERO;</pre>
                       end if;
                   when WEST GO =>
```

```
-- Count up to c DELAY 1SEC
    if (s_cnt < c_DELAY_4SEC) then</pre>
        s_cnt <= s_cnt + 1;</pre>
    else
         -- Move to the next state
        s state <= WEST WAIT;</pre>
         -- Reset local counter value
        s_cnt <= c_ZERO;</pre>
    end if:
when WEST WAIT =>
    -- Count up to c_DELAY_1SEC
    if (s_cnt < c_DELAY_2SEC) then</pre>
        s_cnt <= s_cnt + 1;</pre>
    else
        -- Move to the next state
        s_state <= STOP2;</pre>
        -- Reset local counter value
        s cnt <= c ZERO;
    end if;
when STOP2 =>
    -- Count up to c_DELAY_1SEC
    if (s_cnt < c_DELAY_1SEC) then</pre>
        s_cnt <= s_cnt + 1;</pre>
    else
         -- Move to the next state
        s_state <= SOUTH_GO;</pre>
        -- Reset local counter value
        s_cnt <= c_ZERO;</pre>
    end if;
when SOUTH GO =>
    -- Count up to c_DELAY_1SEC
    if (s_cnt < c_DELAY_4SEC) then</pre>
         s_cnt <= s_cnt + 1;
    else
        -- Move to the next state
        s_state <= SOUTH_WAIT;</pre>
         -- Reset local counter value
        s cnt <= c ZERO;
    end if;
when SOUTH WAIT =>
    -- Count up to c_DELAY_1SEC
    if (s cnt < c DELAY 2SEC) then
        s_cnt <= s_cnt + 1;</pre>
    else
         -- Move to the next state
        s_state <= STOP1;</pre>
         -- Reset local counter value
```

### Listing of VHDL code of combinatorial process p\_output\_fsm

```
p_output_fsm : process(s_state)
   begin
       case s_state is
           when STOP1 =>
               south o <= "100"; -- Red
               west_o <= "100"; -- Red
           when WEST_GO =>
               south o <= "100"; -- Red
               west_o <= "010"; -- Green
           when WEST WAIT =>
               south_o <= "100"; -- Red
               west o <= "110"; -- Yellow
           when STOP2 =>
               south o <= "100"; -- Red
               west_o <= "100"; -- Red
           when SOUTH GO =>
               south o <= "010"; -- Green
               west o <= "100";
                                 -- Red
           when SOUTH_WAIT =>
               south o <= "110"; -- Yellow
               west o <= "100"; -- Red
           when others =>
               south_o <= "100"; -- Red
               west_o <= "100"; -- Red
       end case;
   end process p_output_fsm;
```

#### Screenshots of simulation tlc.vhd × tb\_tlc.vhd × Untitled 2\* ? 🗗 🖸 Q. 💾 ٥ Name Value 100.000 ns 150.000 ns |200.000 ns |250.000 ns 300.000 ns 0 ™ s\_south[2:0] -4 **1** [2] la [1] 0 0 **1** [0] 2 -2 -4 ₩ s\_west[2:0] 18 [2] 0 16 [1] 0 **1** [0] WEST\_GO WE... STOP1 ⊌ s\_state WEST\_GO × tb\_tlc.vhd × Untitled 2\* ? 🗗 🖸 Value 500.000 ns 550.000 ns 600.000 ns 650.000 ns **a** s\_clk\_100MH; 0 s\_reset -4 1 [2] la [1] **1**6 [0] 2 **™** s\_west[2:0] 18 [2] **¼** [1] 0 **1** [0] s\_state WEST\_GO STOP1 WEST\_GO




# 3rd part - Smart controller

### State table

Current state	Direction South	Direction West	Delay	Sensor state
STOP1	red	red	1 sec	s_sensor = "01" => SOUTH_GO; else => WEST_GO
WEST_GO	red	green	4 sec	s_sensor = "10" => WEST_GO ; else WEST_WAIT
WEST_WAIT	red	yellow	2 sec	STOP2
STOP2	red	red	1 sec	sensor_state = "10" => WEST_GO; else => south_go
SOUTH_GO	green	red	4 sec	s_sensor = "01" => SOUTH_GO ; SOUTH_WAIT
SOUTH_WAIT	yellow	red	2 sec	STOP1

# State diagram



## Listing of VHDL code of sequential process p\_smart\_traffic\_fsm

```
p_smart_traffic_fsm : process(clk)
   begin
       if rising_edge(clk) then
           elsif (s_en = '1') then
               -- Every 250 ms, CASE checks the value of the s_state
               -- variable and changes to the next state according
               -- to the delay value.
               case s state is
                   -- If the current state is STOP1, then wait 1 sec
                   -- and move to the next GO WAIT state.
                   when STOP1 =>
                       -- Count up to c_DELAY_1SEC
                       if (s_cnt < c_DELAY_1SEC) then</pre>
                           s_cnt <= s_cnt + 1;
                       else
                           if(s_sensor = "01") then
                               s state <= SOUTH GO;
                               s_cnt <= c_ZERO;</pre>
                           else
                               -- Move to the next state
                               s_state <= WEST_GO;</pre>
                               -- Reset local counter value
```

```
s_cnt <= c_ZERO;</pre>
         end if;
    end if;
when WEST_GO =>
    if (s_cnt < c_DELAY_4SEC) then</pre>
         s_cnt <= s_cnt + 1;</pre>
    else
         if(s sensor = "10") then
              s_state <= WEST_GO;</pre>
              s_cnt <= c_ZERO;</pre>
         else
              s_state <= WEST_WAIT;</pre>
              s_cnt <= c_ZERO;</pre>
         end if;
    end if;
when WEST_WAIT =>
    if (s_cnt < c_DELAY_2SEC) then</pre>
         s_cnt <= s_cnt + 1;</pre>
    else
         s_state <= STOP2;</pre>
         s_cnt <= c_ZERO;</pre>
     end if;
when STOP2 =>
    if (s_cnt < c_DELAY_1SEC) then</pre>
         s_cnt <= s_cnt + 1;
    else
         if(s_sensor = "10") then
              s state <= WEST GO;
              s_cnt <= c_ZERO;</pre>
         else
              s_state <= SOUTH_GO;</pre>
              s_cnt <= c_ZERO;</pre>
         end if;
    end if;
when SOUTH GO =>
    if (s_cnt < c_DELAY_4SEC) then</pre>
         s_cnt <= s_cnt + 1;
    else
         if(s_sensor = "01") then
              s_state <= SOUTH_GO;</pre>
              s_cnt <= c_ZERO;</pre>
         else
              s_state <= SOUTH_WAIT;</pre>
              s_cnt <= c_ZERO;</pre>
         end if;
    end if;
```

```
when SOUTH WAIT =>
                     if (s_cnt < c_DELAY_2SEC) then</pre>
                          s_cnt <= s_cnt + 1;</pre>
                      else
                          s_state <= STOP1;</pre>
                          s_cnt <= c_ZERO;</pre>
                      end if;
                 -- It is a good programming practice to use the
                 -- OTHERS clause, even if all CASE choices have
                 -- been made.
                 when others =>
                     s_state <= STOP1;</pre>
             end case;
        end if; -- Synchronous reset
    end if; -- Rising edge
end process p_smart_traffic_fsm;
```