

SBOS193D - MARCH 2001 - REVISED JANUARY 2006

High-Side, Bidirectional CURRENT SHUNT MONITOR

FEATURES

- COMPLETE BIDIRECTIONAL CURRENT MEASUREMENT CIRCUIT
- WIDE SUPPLY RANGE: 2.7V to 40V
- SUPPLY-INDEPENDENT COMMON-MODE VOLTAGE: 2.7V TO 60V
- RESISTOR PROGRAMMABLE GAIN SET
- LOW QUIESCENT CURRENT: 75µA (typ)
- MSOP-8 PACKAGE

APPLICATIONS

- CURRENT SHUNT MEASUREMENT: Automotive, Telephone, Computers, Power Systems, Test, General Instrumentation
- PORTABLE AND BATTERY-BACKUP SYSTEMS
- BATTERY CHARGERS
- POWER MANAGEMENT
- CELL PHONES

DESCRIPTION


The INA170 is a high-side, bidirectional current shunt monitor featuring a wide input common-mode voltage range, low quiescent current, and a tiny MSOP-8 package.

Bidirectional current measurement is accomplished by output offsetting. The offset voltage level is set with an external resistor and voltage reference. This permits measurement of a bidirectional shunt current while using a single supply for the INA170.

Input common-mode and power-supply voltages are independent. Input voltage can range from +2.7V to +60V on any supply voltage from +2.7V to +40V. Low 10 μ A input bias current adds minimal error to the shunt current.

The INA170 converts a differential input voltage to a current output. This current develops a voltage across an external load resistor, setting any gain from 1 to over 100.

The INA170 is available in an MSOP-8 package, and is specified over the extended industrial temperature range, -40°C to +85°C with operation from -55°C to +125°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



ABSOLUTE MAXIMUM RATINGS(1)

Supply Voltage, V+ to GND	0.3V to 40V
Analog Inputs, Common Mode(2)	0.3V to 75V
Differential $(V_{IN}^+) - (V_{IN}^-)$	40V to 2V
Analog Output, Out(2)	0.3V to 40V
Input Current Into Any Pin	10mA
Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Junction Temperature	+150°C

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. (2) The input voltage at any pin may exceed the voltage shown if the current at that pin is limited to 10mA.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
INA170EA	MSOP-8	DGK	-40°C to +85°C	INA170EA	INA170EA/250	Tape and Reel, 250
"	II	II .	"	II	INA170EA/2K5	Tape and Reel, 2500

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

PIN CONFIGURATION



PIN DESCRIPTION

PIN	DESIGNATOR	DESCRIPTION
1	V _{IN}	Inverting Input
2	V _{IN}	Noninverting Input
3	V _{REF}	Reference Voltage Input
4	GND	Ground
5	R _{os}	Offset Resistor
6	OUT	Output
7	NC	No Connection
8	V+	Supply Voltage
1	I	



ELECTRICAL CHARACTERISTICS

At T_A = -40°C to +85°C, V_S = 5V, V_{\text{IN}}^+ = 12V, R_OUT = 25k Ω , unless otherwise noted.


			INA170EA			
PARAMETER	CONDITION	MIN	TYP	MAX	UNITS	
INPUT Full-Scale Sense (Input) Voltage Common-Mode Input Range Common-Mode Rejection Offset Voltage(1) RTI vs Temperature vs Power Supply Input Bias Current	$V_{SENSE} = V_{1\bar{N}}^{+} - V_{1\bar{N}}$ $V_{1\bar{N}}^{+} = +2.7V \text{ to } +60V, V_{SENSE} = 50mV$ $T_{MIN} \text{ to } T_{MAX}$ $V+ = +2.7V \text{ to } +60V, V_{SENSE} = 50mV$ $V_{1\bar{N}}^{+}, V_{1\bar{N}}^{-}$	+2.7 100	100 120 ±0.2 1 0.1	500 +60 ±1	mV V dB mV μV/°C μV/V uA	
OFFSETTING AMPLIFIER Offsetting Equation Input Voltage Input Offset Voltage vs Temperature Programming Current through Ros Input Impedance Input Bias Current	$V_{OS} = (R_L/R_{OS}) V_{REF}$ $T_{MIN} \text{ to } T_{MAX}$ V_{IN}^+, V_{IN}^-	1 0	±0.2 10 10 ¹⁰ 4 +10	V _S - 1 ±1	V mV μV/°C mA Ω pF nA	
OUTPUT Transconductance vs Temperature Nonlinearity Error Total Output Error Output Impedance Voltage Output Swing to Power Supply, V+ Swing to Common Mode, V _{CM}	V _{SENSE} = 10mV to 150mV V _{SENSE} = 100mV V _{SENSE} = 10mV to 150mV V _{SENSE} = 100mV	0.990	1 50 ±0.01 ±0.5 1 5 (V+) - 0.9 V _{CM} - 0.6	1.01 ±0.1 ±2 (V+) - 1.2 V _{CM} - 1.0	mA/V nA/°C % % GΩ pF V	
FREQUENCY RESPONSE Bandwidth Settling Time (0.1%)	R_{OUT} = 10kΩ 5V Step, R_{OUT} = 10kΩ		400 3		kHz μs	
NOISE Output-Current Noise Density Total Output-Current Noise	BW = 100kHz		20 7		pA/√Hz nA RMS	
POWER SUPPLY Operating Range Quiescent Current	V+ V _{SENSE} = 0, I _O = 0	+2.7	75	+40 125	V μA	
TEMPERATURE RANGE Specification, T_{MIN} to T_{MAX} Operating Storage Thermal Resistance, θ_{JA}		-40 -55 -65	150	+85 +125 +150	°C °C °C °C	


NOTE: (1) Defined as the amount of input voltage, $\ensuremath{V_{\text{SENSE}}},$ to drive the output to zero.





TYPICAL CHARACTERISTICS


At T_A = +25°C, V+ = 5V, V_{IN}^+ = 12V, R_L = 25k Ω , unless otherwise noted.
















TYPICAL CHARACTERISTICS (Cont.)

At T_A = +25°C, V+ = 5V, V_{IN}^+ = 12V, R_L = 25k Ω , unless otherwise noted.





OPERATION

Figure 1 shows the basic circuit diagram for the INA170. Load current I_S is drawn from supply V_S through shunt resistor R_S . The voltage drop in shunt resistor V_S is forced across R_{G1} by the internal op-amp, causing current to flow into the collector of Q1. External resistor R_L converts the output current to a voltage, V_{OUT} , at the OUT pin.

Without offset, the transfer function for the INA170 is:

$$I_{O} = g_{m} (V_{IN}^{+} - V_{IN}^{-})$$
 (1)

where
$$g_m = 1000 \mu A/V$$
 (2)

In the circuit of Figure 1, the input voltage, $(V_{IN}^+ - V_{IN}^-)$, is equal to $I_S \bullet R_S$ and the output voltage, V_{OUT} , is equal to $I_O \bullet R_L$. The transconductance, g_m , of the INA170 is $1000\mu A/V$. The complete transfer function for the current measurement amplifier in this application is:

$$V_{OUT} = (I_S) (R_S) (1000 \mu A/V) (R_L)$$
 (3)

Applying a positive reference voltage to pin 3 causes a current to flow through R_{OS} , forcing output current I_O to be offset from zero. The transfer function then becomes:

$$V_{OUT} = \left(\frac{V_{REF} \cdot R_L}{R_{OS}}\right) \pm \left(\frac{I_S \cdot R_S \cdot R_L}{1k\Omega}\right)$$
(4)

The maximum differential input voltage for accurate measurements is 0.5V, which produces a 500µA output current. A differential input voltage of up to 2V will not cause damage. Differential measurements (pins 1 and 2) can be

bipolar with a more-positive voltage applied to pin 2. If a more-negative voltage is applied to pin 1, output current I_O will decrease towards zero.

BASIC CONNECTION

Figure 1 shows the basic connection of the INA170. The input pins, V_{IN}^+ and V_{IN}^- , should be connected as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistance. The output resistor, R_L , is shown connected between pin 6 and ground. Best accuracy is achieved with the output voltage measured directly across R_L . This is especially important in high-current systems where load current could flow in the ground connections, affecting the measurement accuracy.

No power-supply bypass capacitors are required for stability of the INA170. However, applications with noisy or high impedance power supplies may require de-coupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.

POWER SUPPLIES

The input circuitry of the INA170 can accurately measure beyond its power-supply voltage, V+. For example, the V+ power supply can be 5V, while the load power-supply voltage (INA170 input voltage) is up to +60V. However, the output-voltage range of the OUT terminal (pin 6) is limited by the supply.

SELECTING R_S AND R_L

The value chosen for the shunt resistor, R_S , depends on the application and is a compromise between small-signal accuracy and maximum permissible voltage loss in the measurement line. High values of R_S provide better accuracy at lower




FIGURE 1. Basic Circuit Connections.



currents by minimizing the effects of offset, while low values of $R_{\rm S}$ minimize voltage loss in the supply line. For most applications, best performance is attained with an $R_{\rm S}$ value that provides a full-scale shunt voltage of 50mV to 100mV. Maximum input voltage for accurate measurements is 500mV.

 R_L is chosen to provide the desired full-scale output voltage. The output impedance of the INA170 Out terminal is very high which permits using values of R_L up to $100k\Omega$ with excellent accuracy. The input impedance of any additional circuitry at the output should be much higher than the value of R_L to avoid degrading accuracy.

Some Analog-to-Digital (A/D) converters have input impedances that will significantly affect measurement gain. The input impedance of the A/D converter can be included as part of the effective R_L if its input can be modeled as a resistor to ground. Alternatively, an op-amp can be used to buffer the A/D converter input, as shown in Figure 2. See Figure 1 for recommended values of R_L .




FIGURE 2. Buffering Output to Drive A/D Converter.

OUTPUT VOLTAGE RANGE

The output of the INA170 is a current, which is converted to a voltage by the load resistor, R_L . The output current remains accurate within the *compliance voltage range* of the output circuitry. The shunt voltage and the input common-mode and power supply voltages limit the maximum possible

output swing. The maximum output voltage compliance is limited by the lower of the two equations below:

$$V_{\text{out max}} = (V+) - 0.7V - (V_{\text{IN}}^+ - V_{\text{IN}}^-)$$
 (5)
or
 $V_{\text{out max}} = V_{\text{IN}}^- - 0.5V$ (6)
(whichever is lower)

BANDWIDTH

Measurement bandwidth is affected by the value of the load resistor, R_L . High gain produced by high values of R_L will yield a narrower measurement bandwidth (see Typical Characteristic Curves). For widest possible bandwidth, keep the capacitive load on the output to a minimum.

If bandwidth limiting (filtering) is desired, a capacitor can be added to the output, as shown in Figure 3. This will not cause instability.




FIGURE 3. Output Filter.

APPLICATIONS

The INA170 is designed for current shunt measurement circuits as shown in Figure 1, but its basic function is useful in a wide range of circuitry. A creative engineer will find many unforeseen uses in measurement and level shifting circuits.




FIGURE 4. Offsetting the Output Voltage.




FIGURE 5. Bipolar Current Measurement.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA170EA/250	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	A70	Samples
INA170EA/2K5	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	A70	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

7 til difficilotorio aro ficilima												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA170EA/250	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA170EA/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	INA170EA/250	VSSOP	DGK	8	250	366.0	364.0	50.0
I	INA170EA/2K5	VSSOP	DGK	8	2500	366.0	364.0	50.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated