

SCH56xx Silicon Errata and Data Sheet Clarification

TABLE 1: SILICON DEV/REV VALUES

Part Number	Device ID ⁽¹⁾	Revision ID for Silicon Revision ⁽²⁾		
Fait Number	Device ID.	A		
SCH5627P	C6h	01h		
SCH5636	C7h	01h		

Note 1: The Device ID is visible as an 8-bit number at Plug and Play Configuration Index 20h.

2: The HW Revision Number is visible as an 8-bit number at Plug and Play Configuration Index 21h.

TABLE 2: SILICON ISSUE SUMMARY

Madula	Facture	Item	Janua Summanu	Affected Revisions ⁽¹⁾
Module	Feature	Number	Issue Summary	Α
Keyboard Controller	KBDRST#	1.	KBDRST# Assertion on LRESET#	Х
Keyboard Controller	Lockout	2.	Keyboard Controller Lockup	Х
Host Interface	SERIRQ	3.	8 Clock SERIRQ Start Pulse	Х
System WDT	WDT output	4.	GPIO Output on System Watchdog Timer	Х

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

1. Module: Keyboard Controller

DESCRIPTION

The KBDRST# output will follow the LRESET# signal on cold boot: if LRESET# is asserted, KBDRST# will be driven low. For example, if LRESET# is driven for 100ms there will be a 100mS low pulse on KBDRST#

END USER IMPLICATIONS

On Intel platforms, the KBDRST# signal is edge-triggered, so that if LRESET# is asserted it stays asserted past the assertion of KBDRST#, there is no impact. This is normal system behavior in Intel platforms.

On AMD platforms, the KBDRST# signal is level-sensitive. When LRESET# is asserted, the assertion of KBDRST# will keep LRESET# asserted, preventing the completion of the boot process and locking up the system.

Work Around

For Intel platforms, no workaround is necessary.

For AMD platforms, set Virtual Register 0xC3, bit 0, to 1. The KBDRST# signal will then be decoupled from LRE-SET#.

For AMD platforms, there is a firmware patch available. Because the KBDRST# function is not the default function on the pin, the BIOS can load the patch before configuring the pin. Users should contact their Microchip FAE for information on the patch and instructions on how the BIOS needs to load the patch.

2. Module: Keyboard Controller

De-activating the 8042 Keyboard Controller (by setting Configuration Register 0x30 to 0) does not properly reset the device and may leave its internal state in an inconsistent configuration. Subsequent activations (by setting the Configuration Register 0x30 to 1) do not restore the keyboard controller to a consistent state, which may lead to undesirable behavior.

END USER IMPLICATIONS

Since the Keyboard Controller may come up in an indeterminate state, various anomalous behaviors may occur. For example, the Input Buffer Full flag may be set and never cleared, causing the device to hang.

Work Around

Software should manually reset the Keyboard Controller every time it is activated. The activation sequence should be:

- 1. Enter configuration mode and set the Current Logical Device to Keyboard Controller
- 2. Write a 0x1 to Configuration Register offset 0x30. This is the Activate bit.
- 3. Write a 0x1 to Configuration2014 Register offset 0xF2.
- 4. Write a 0x0 to Configuration Register offset 0xF2. This can be performed immediately after step 3); there is no delay requirement.
- 5. After Step 4) is completed the Keyboard Controller will be in a consistent state and will function normally.

3. Module: Host Interface

The SCH563xx only supports a SERIRQ start pulse with a duration of 4 to 7 clocks. The SERIRQ specification states that a SERIRQ pulse can last from 4 to 8 clocks.

END USER IMPLICATIONS

The SERIRQ start pulse cannot be configured to be 8 clocks long.

Work Around.

The system should configure the SERIRQ start pulse for 4 or 6 cycles. This is possible on most systems. At this writing, the only device that cannot be configured for 4 or 6 cycles is Intel's Whitney Point PCH (Oak Trail platform), which uses a fixed 8 clock SERIRQ start pulse. The Whitney Point PCH cannot be used with the SCH56xx if SERIRQ is required.

4. Module: System WDT

In certain circumstances, the pin GPIO25 may not be asserted if the System Watchdog Timer times out

END USER IMPLICATIONS

The system may not respond properly if the System Watchdog Timer times out.

Work Around

The workaround assumes that the EMI functions VREGWrite(address,data) and DCCMWrite(region,offset,data) exist

The following sequence of operations should be performed (by the BIOS or Host CPU) before the System Watchdog Timer is enabled:

```
VREG_Write (0x0F, 0x5C);

VREG_Write (0x0F, 0x23);

VREG_Write (0x0F, 0x14);

VREG_Write (0x0F, 0x08);

VREG_Write (0x0F, 0x01);

DCCMWrite (0x01, 0x00, 0x7F);

DCCMWrite (0x01, 0x01, 0x01);
```

```
DCCMWrite (0x01, 0x02, 0x10);
DCCMWrite (0x01, 0x03, 0x00);
DCCMWrite (0x01, 0x07, 0x00);
DCCMWrite (0x01, 0x06, 0x80);
DCCMWrite (0x01, 0x05, 0x0C);
DCCMWrite (0x01, 0x04, 0x94);
DCCMWrite (0x01, 0x07, 0x00);
DCCMWrite (0x01, 0x06, 0x80);
DCCMWrite (0x01, 0x06, 0x80);
DCCMWrite (0x01, 0x05, 0x09);
DCCMWrite (0x01, 0x04, 0x0E);
DCCMWrite (0x01, 0x04, 0x0E);
DCCMWrite (0x01, 0x08, 0x00);
EMI_IOWrite (EC_TO_HOST, 0xFF);
EMI_IOWrite (HOST_TO_EC, 0xD0);
```

After the sequence of EMI commands is completed, poll the EC_TO_HOST register and wait for it to return 0xD0.

SCH56xx

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (Revision 0.28) and firmware addendum (Revision 0.1).

Note: Where appropriate, corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

TABLE 3: DATA SHEET CLARIFICATION SUMMARY

Module	Item Number	Issue Summary
Electrical Characteristics	1.	Updated Power Consumption Table
Electrical Characteristics	2.	V _{REF} for AMD-TSI
Electrical Characteristics	3.	Missing Pin Characteristics
Timing Diagrams	4.	CLOCKI Timing specification
GPIO	5.	GPIO Pin connections
Fan Monitoring	6.	Tach SMI Acceleration Mode
PROCHOT features	7.	Clarification of Prochot Throttling Control
Fan Control	8.	Additional PWM Frequencies
Timing Diagrams	9.	Minimum LPC Clock Frequency

1. Module: Electrical Characteristics

The table below replaces the equivalent table from the data sheet.

TABLE 4: POWER CONSUMPTION

		System			Su	pply Curre	nt	
VCC	VTR	System State	EC State	Clock State		Typical (25° C)	Max (70° C)	Comments
3.3V	3.3V	S0-S2	Run	Ring OSC Active	VTR	15 mA	22 mA	
0V	3.3V	S3-S5	Run		VTR	11 mA	17 mA	
0V	0V	G3	Off	None	VBAT	2.5 μΑ	4.5 μA (@ 25° C)	2.0V < Vbat < 3.0V

2. Module: Electrical Characteristics

The V_{REF} buffer is specified for both PECI and AMD-TSI use. Refer to the following table for use of the V_{REF} buffer.

V _{REF} Buffer Input Voltage, PECI Input Voltage, AMD- TSI	VI	0.95 1.425	1.26 1.9	V V	Connects to VTT Processor dependent
Input current	IDC		100	μΑ	
Input Low Current	ILEAK	-10	+10	μΑ	

In addition, the pin description for VREF should be called VREF and not PECI VREF in the Pinout figure as well as the Pin Table and the Signal Description table. When used as the AMD-TSI voltage reference, V_{REF} should be connected to 1.8V for DDR2 VDDIO and 1.5V for DDR3 VDDIO.

3. Module: Pin Description

The following pin characteristics should be added to the hardware specification:

Backdrive Protection

All pins except pins with buffer type PCI_IO and IAN are backdrive protected. The signals are listed in the specification. The backdrive leakage maximum at 5V is 10mA.

5V Tolerance

5V tolerant leakage is maximum 10mA. The maximum leakage at 5.5V is 16mA.

4. Module: Timing Diagrams

The following timing specifications will be added to the data sheet:

FIGURE 1: INPUT CLOCK TIMING




TABLE 5: INPUT CLOCK TIMING PARAMETERS

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	Clock Cycle Time for 14.318MHZ		69.84		ns
t2	Clock High Time/Low Time for 14.318MHz		35		ns
	Clock Rise Time/Fall Time (not shown)			5	ns

5. Module: GPIO

The following requirement will be added to the pin description section:

No GPIO pin should be left floating in a system. If a GPIO pin is not in use, it should be either tied high, tied low, or pulled to either power or ground through a resistor.

6. Module: Fan Monitoring

The Tach SMI Acceleration Mode was not defined in the specification. This mode is enabled by default for Tach1 through Tach3. To disable the mode on those three Tachs, the BIOS should initialize VREG 2FBh to 0 before setting the Start bit to 1.

Register 2FBh: Tach SMI Action Control Register

VREG Address	Read /Write	Register Name	Bit 7 (MSb)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSb)	VVTR POR Default	PWRGD Reset
2FBh	R/W	Tach SMI Action Control Register	RES	RES	RES	TACH 4-Lpc- busTs	TACH3- Lpc- busTsk	TACH2 -Lpc- busTsk	TACH1 -Lpc- busTsk	RES	0Eh	N/A

This register is used to determine if the EC enables the Self-Clear function for TACH alert events. The Self-Clear function will automatically clear the HWM Tach interrupt enable bit when the corresponding Tach Status bit is read.

This register defaults to 0x0E, which enables the SMI Self-Clear mode for TACH1 through TACH3. The TACH4 SMI Self-Clear function defaults to disabled.

Bit[0] Reserved.

Bit[1] TACH1-LpcbusTsk

TACH1, control bit to enable TACH1 SMI event self-clear action. =1, enable, =0, disable.

Bit[2] TACH2-LpcbusTsk

TACH2, control bit to enable TACH2 SMI event self-clear action. =1, enable, =0, disable.

Bit[3] TACH3-LpcbusTsk

TACH3, control bit to enable TACH3 SMI event self-clear action. =1, enable, =0, disable.

Bit[4] TACH4-LpcbusTsk

TACH4, control bit to enable TACH4 SMI event self-clear action. =1, enable, =0, disable.

Bits[45:7] Reserved

Note: These control bits only have an effect if SMI acceleration is enabled.

7. Module: PROCHOT Features

The description of the control bits for Prochot throttling is unclear in the specification. The following sections show the revised definitions for the control bits in question.

Register 0CBh: PHOT_Forced_PR Status

VREG Address	Read/ Write	Register Name	Bit 7 (MSb)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSb)	VTR POR Default	PWRGD Reset
0CBh	R-C	PHOT_Forced_PR Status	PHOT1 CPU0 Reading Valid	PHOT1 CPU0 Reading Valid	RES	CPU1 Throttle STS	CPU0 Throttle STS	Forced_ PR_ST S	RES	PHOT1	00h	00h
Note: T	Note: This register is cleared on a read if no events are active.											

Bit[4] CPU1 Throttle Status

The CPU1 Throttle status bit is set (if enabled) when the processor exceeds the CPU1 Trigger High Limit causing a Throttling event. The status bit can be cleared by a read when the CPU1 temperature is less than the CPU1 Throttle Low Limit. See Section 14.4.44, "Register 1CCh - 1CDh: CPU0 Trigger," on page 258. The CPU1 Throttle event is enabled by the CPU1_THROT_EN bit located in Register 1CBh: Forced_PR Throttle Control. See Register 1CBh: Forced_PR Throttle Control.

Bit[3] CPU0 Throttle Status

The CPU0 Throttle status bit is set (if enabled) when the processor exceeds the CPU0 Trigger High Limit causing a Throttling event. The status bit can be cleared by a read when the CPU0 temperature is less than the CPU0 Throttle Low Limit. See Section 16.4.39, "Register 1CCh - 1CDh: CPU0 Trigger," on page 356. The CPU0 Throttle event is enabled by the CPU0_THROT_EN bit located in Register 1CBh: Forced_PR Throttle Control. See Register 1CBh: Forced_PR Throttle Control.

Register 1CBh: Forced_PR Throttle Control

VREG Address	Read/ Write	Register Name	Bit 7 (MSb)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSb)	VTR POR Default	PWRGD Reset
1CBh	R/W	Forced_PR Throttle Control	RES	CPU1_T HROT_ EN	CPU0_T HROT_ EN	RES	PRO- CHOT_I O# _POL	RES	FPHOT _As- sert_EN	FPHOT _THRO T_EN	00h	N/A

Bit[6] CPU1_THROT_EN

0= CPU1 throttle events are not enabled

1= CPU1 throttle events are enabled if an out-of-limit PROCHOT event occurs on CPU1

Bit[5] CPU0_THROT_EN

0= CPU0 throttle events are not enabled

1= CPU0 throttle events are enabled if an out-of-limit PROCHOT event occurs on CPU0

Bit[0] FPHOT_THROT_EN

This bit enables the ability to throttle the Forced PR pin if a CPU throttle event occurs

0=PROCHOT IO# throttling is disabled (default)

1=If an out-of-limit CPU event occurs and the event is enabled by CPU0_THROT_EN (for CPU0 throttle events) or by CPU1_THROT_EN (for CPU1 throttle events), throttle the Forced_PR pin. In addition, set the Forced_PR_STS bit in Register 0CBh: PHOT_Forced_PR Status to 1.

8. Module: Fan Control

The table describing the PWM frequency options controlled by VREGs 83h and 84h does not list all the frequency options. The following table includes the additional low frequency options:

TABLE 6: PWM FREQUENCY SELECT OPTIONS

Frequency Select Bits PxFRQ[3:0]	PWM Frequency (90kHz clock)	PWM Frequency (10MHz clock)
0000	11.0Hz	-
0001	14.6Hz	-
0010	21.9Hz	-
0011	29.3Hz	-
0100	35.2Hz	-
0101	44.0Hz	-
0110	58.6Hz	-

SCH56xx

TABLE 6: PWM FREQUENCY SELECT OPTIONS (CONTINUED)

Frequency Select Bits PxFRQ[3:0]	PWM Frequency (90kHz clock)	PWM Frequency (10MHz clock)			
0111	87.7Hz	-			
1000	-	15kHz			
1001	-	20kHz			
1010	-	30kHz			
1011	-	25kHz (default)			
1100	-	500Hz			
1101	-	2KHz			
111x	Undefined				

9. Module: Timing Diagrams

The maximum period for the PCI Clock is 55.5nS. This permits an LPC clock of 18MHz.

The Floppy Interface will not work properly if the PCI Clock is below 24MHz.

APPENDIX A: DOCUMENT REVISION HISTORY

REVISION LEVEL AND DATE	DESCRIPTION
DS80000614A (05-15-14)	REV A replaces the previous SMSC version 1.10 (04-12-13)
	Added Data Sheet Clarification Number 9.
Rev. 1.1 (04-17-12)	Last SMSC release

SCH56xx

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KeeLoq, KeeLoq logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICWorks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

flexPWR, JukeBlox, Kleer, KleerNet, MediaLB, and MOST

The preceding is a non-exhaustive list of trademarks in use in the US and other countries. For a complete list of trademarks, email a request to legal.department@microchip.com. The absence of a trademark (name, logo, etc.) from the list does not constitute a waiver of any intellectual property rights that SMSC has established in any of its trademarks.

All other trademarks mentioned herein are property of their respective companies.

© 2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 9781632762245

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV — ISO/TS 16949—

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000

Fax: 86-10-8528-2104 **China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

Fax: 91-80-3090-4123 India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102 **Thailand - Bangkok**

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/25/14