



FPGA Based Routing Switch Design

ER-4: Hoffman-Singleton Graph Processor Network

Sergiu Mosanu

January 7, 2015

Experimental Computer ER-4 Introduction



- 5 · 10 terasIC SoCkit boards
- ARM and FPGA SoC chips
- Multiple interfaces
 - 8 high-speed serial transceivers



Introduction and Motivation



- Project: Experimental Computer ER-4
- Based on: Hoffman-Singleton graph
- Contribution: Routing Switch Module
- Design: Modular and Layered
- Flexibility: Scheduling Policy, Buffer, PRNG parameters, etc.
- Tests: Simulations and Experiments on Xilinx and Altera boards

Graph Theory

Basic Concepts




- Graph G as a set of vertices V (nodes) connected by edges E
- Cardinality (order) |V| and size |E|
- Vertex degree $deg(V_i)$ and Regular Graph
- Diameter k and Girth g
- Adjacency and Distance Matrix
- Moore Graph

$$-g = 2k + 1$$

- $|V| = 1 + d \sum_{i=0}^{k-1} (d-1)^i$




$$-d=7$$
, $|V|=50$, $|E|=175$, $g=5$, $k=2$



Hoffman-Singleton Graph Robertson's Construction Method






Rule: vertex i residing in a pentagon P_j connects only with vertex $(i + jk) \mod 5$ in pentagram Q_k

Hoffman-Singleton Graph

 V_1 Edges for hops 1 and 2





Experimental Computer ER-4

Message Structure



- 18 + 1—bit words
- Header identifies destination
 - $-2 \cdot 4$ —bit address for hops 1 and 2
 - 5-bit bus address for the NoC
- Last word has LSB set to '1'


Index	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19
Header	1	0	1	1	1	1	0	0	1	0	1	0	0	0	0	1	1	1	0
Word 1	1	0	0	0	1	1	1	1	0	1	0	0	0	0	0	1	0	0	0
Other words										:									
Last Word	0	0	0	0	1	1	1	0	0	1	1	0	1	0	1	1	0	0	1

No network knowledge is stored in any switch!

Switch

Layers and Modules





SwitchDescription




- Simple to test, maintain, develop
- Congestion control (queuing, buffering) and routing
- Periphery FWFT buffers provide additional buffering for internal FIFO buffers
 - Internal buffers' almost_full flags are checked

Routing Unit

Components and Connections





Routing Unit

Description



- De-multiplexes input and sends it to desired different routing unit
- Each FIFO buffer provides occupancy information
- Scheduler manages the FIFO buffers reading
- Multiplexer sends the messages to the output
- An almost_full flag is computed for each FIFO buffer as product of the 3 MSB and is appended to each output o_i

Core and Periphery Layer Implementation details




- Core Layer
 - Passes the almost_full flags and MUX outputs directly to the Periphery Layer
 - Interconnects the Routing Units with duplex channels
- Periphery Layer
 - MUX outputs are further connected to switch's outputs
 - High-speed serial transceivers adapting modules
 - Switch's inputs are summed, detected, and inserted into the FWFT buffers
 - Receiving buffer's availability is judged based on the first word's address and the almost_full fags

Switch

Layers and Modules






Multiplexer Logic

Structure, State Machine, Encoding





i	sel
1	001
2	010
3	011
4	100
5	101
6	110
7	111
8	000

Multiplexer Logic

Description



- Lowest level component which finishes the routing and message handling
- Detects start & end of active input and connects input to output
- State machine with state idle and send_message
- Signal act_i, sel, start
- Signal endbit = $(act_1 \cdot in_1(0)) + \ldots + (act_8 \cdot in_8(0))$
- No two simultaneous active inputs
- Overall time delay of one clock cycle

Multiplexer Logic

Simulation




📷 in1[18:0]
📷 ouput[18:0]
¼ clk
🆺 rst
🌡 message_handler
₹ sel[2:0]
🖫 endbit
👪 start
🖺 sum1
temp1 [18:0]
₹ temp1c[18:0]

0 ns	5 ns		10 ns
00000 X 58000 X 55554		X 0e389 X	00000
00000 \ 58000	55554	0e389	00000
idle send	_message	X	idle
000	001	X	000
00000 \ 58000 \ 55554		∑ 0e389 ∑	00000
00000 \ 58000 \	55554	X 0e389 X	00000
11	1		1

Inverse Multiplexer Logic Structure, State Machine, Encoding





Inverse Multiplexer Logic Description



- Input contain a control bit
- Signal start is connected to the control bit input(0)
- Signal endbit is connected to message's LSB input(1)
- Performs routing and address management
- Signal sel = first_word(18 downto 16)
- Address Management


```
first\_word(18 downto 16) = first\_word(14 downto 12)
first\_word(14 downto 12) = (others = '0')
```

Overall time delay of one clock cycle

Inverse Multiplexer Logic




Simulation



FIFO and FWFT Buffers

Interface





- FIFO: First In First Out Buffer
- FWFT: First Word Fall Through FIFO Buffer

FIFO and FWFT Buffers

Simulation Results



FIFO simulation




FWFT simulation

U∰ dk	0 ns		20 ns		40 ns		60 ns		80 ns	 	100 ns	120 ns
1₽ srst												
din[18:0]	00000	7fc00	003ff	7fc00	003ff	71c70	471cf	7fc00	X		00000	
1∰ wr_en												_
1∰ rd_en												
₹ dout[18:0]		00	000		$\overline{}$	7fc00		003ff	7fc00	003ff	71c70 471cf	7fc00
🖺 full												_
🖺 empty												_
	11		i						1		I	1

Pseudorandom Number Generator

Linear Feedback Shift Register (LFSR)






- Queuing system of 8 buffers ⇒ 3-bit random number required
- Used a 6—bit LFSR module, only bit 2, 4 and 6 were sent out
- Feedback Polynomial is $x^6 + x^5 + 1$, period is $2^6 1 = 63$
- Delivers uniformly distributed random numbers

Routing Unit Queuing Logic Principles





- 1. M/D/1/512/Random
- 2. M/D/1/512/SQF_LQF
- 3. *M*/*D*/1/512/Priority

M/D/1/512/Random Description



- Random buffer selection
 - Equal priority for each buffer
- Simple to develop and requires little resources
- Wasteful
 - Failing to guess a non-empty buffer
 - Failing to select a very short or an almost full buffer
- Improvement: select buffer also based on the empty flags

M/D/1/512/SQF_LQF Description



- Based on buffers' occupancy
- When buffers are relatively free
 - the less occupied ones should be processed first
 - very dynamic scheduling
- When one or more buffers are more than half filled
 - the most occupied ones should be processed first
 - overflows are prevented
- Higher performance and reliability
- $SQF_LQF = \sum_{i=1}^{8} Occupancy_i(6)$
- Uses $7 + 6 + \ldots + 1 = 28$ comparators to find largest Occ_{iu}
- $Occ_{iu} = Occ_i$ when $(SQF_LQF = '1') || (Occ_i = '0')$ else $= \neg Occ_i$

*M/D/1/512/Priority*Future Possible Improvement



- Sender can set a message's priority, e.g. low, normal, high
- Can be encoded in a message's header
- Buffers can be switched to FWFT or accompanied by priority flags
- More efficient and reliable scheduling policies can be developed based on application requirements

Full Switch using SQF_LQF Simulation




₹ input1[18:0]	
input2[18:0]	
input3[18:0]	
input4[18:0]	
input5[18:0]	
input6[18:0]	
input7[18:0]	- (
input8[18:0]	
atput1[18:0]	- (
₹ output2[18:0]	- (
a output3[18:0]	- (
₹ output4[18:0]	- (
output5[18:0]	- (
a output6[18:0]	
a output7[18:0]	- (
autput8[18:0]	- (
U clk	- Ii
1B ret	- 1

0 ns		20 ns		40 ns		60 ns	 80 ns		100 ns	1	120 ns		140 ns
00000	40000	40004	40005	X				00000					
00000	48800	48808	48809	X				00000					
00000	51000	5100c	5100d	X				00000					
00000	59800	59810	59811	X				00000					
00000	62000	62014	62015	X				00000					
00000	6a800	6a818	6a819	X				00000					
00000	73000	7301c	7301d	X				00000					
00000	7bl	300	7b801	X				00000					
					00000					48000	48808	48809	00000
					00000					50000	5100c	5100d	00001
					00000					58000	59810	59811	X 0000I
					00000					60000	62014	62015	00000
					00000					68000	6a818	6a819	00000
					00000					70000	7301c	7301d	00000
					00000					78000	7b800	7b801	0000
					00000					40000	40004	40005	00000
													-

Full Switch using PRNG

Technische Universität Hamburg-Harburg






Full Switch using SQF_LQF Xilinx and Altera Board Experiment



Xilinx experiment:



Altera experiment:

Name	1 2	3	4	5	6 7	3	3 9	10	11	12	13	14	15	16
input2[180]	48800h	4	8808h	7FFFEh	48809h X	00000h	48800h	4	8808h	X 7FF	FEh \ 488	309h X 00000	h 48800I	īΧ
input3[180]	51000h	5	100Ch	7FFFEh	(5100Dh)	00000h	51000h	5	100Ch	X 7FF	FEh \ 510	00000 OOO	h (51000l	ıχ
output1[180]	48808h	7FFFEh 4	8809h X 4800	00000h	Х	48808h		7FFFEh 4	8809h X	48000h X 000	100h X 488	300h X	48808	h
output2[180]	5100Ch	7FFFEh (5	100Dh X 5000	00000h	X	5100Ch		7FFFEh \ 5	100Dh X	00000h	=X $=$	51000	h	X 7FF

Conclusion

and Future Work



- Reliable, Efficient, Cross-platform
- Flexible, Maintainable
- Further improvements
 - Develop an efficient high-speed serial interface adapting module
 - Pipeline troublesome computations to increase operating frequency
 - Develop additional features
 - Further optimize design

Conclusion

and Future Work



- Reliable, Efficient, Cross-platform
- Flexible, Maintainable
- Further improvements
 - Develop an efficient high-speed serial interface adapting module
 - Pipeline troublesome computations to increase operating frequency
 - Develop additional features
 - Further optimize design

Thank You!