









```
Startpoint: ps_regx3x (rising edge-triggered flip-flop clocked by clk)
Endpoint: ps_regx2x (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
                        Des/Clust/Port
  traffic_light_controller wl_zero
```

Attributes:

ttributes:
d - dont_touch
u - dont_use
mo - map_only
so - size_only
i - ideal_net or ideal_network
inf - infeasible path

Point F	Fanout	Trans	Incr	Path	Attributes
clock clk (rise edge)			0.0000	0.0000	
clock network delay (ideal)			0.0000	0.0000	
ps regx3x/CP (P18 9T SDFPSQN X5 PE	34 L)	0.2000	0.0000	0.0000 r	
ps_regx3x/QN (P18_9T_SDFPSQN_X5_PE	34_L)	0.0570	0.2241	0.2241 f	
n125 (net)	4		0.0000	0.2241 f	
U161/Z (P18_9T_CTIV_BX10_PB4_L)		0.0575	0.0621	0.2862 r	
n239 (net)	5		0.0000	0.2862 r	
U226/Z (P18 9T NOR2 BX5 PB4 L)		0.0513	0.0568	0.3431 f	
n228 (net)	3		0.0000	0.3431 f	
U268/Z (P18 9T CTIV BX10 PB4 L)		0.0384	0.0460	0.3891 r	
n185 (net)	3		0.0000	0.3891 r	
U269/Z (P18 9T OAI21 X5 PB4 L)		1.0390	0.6161	1.0052 f	
traffic lights[9] (net)	2		0.0000	1.0052 f	
U195/Z (P18 9T NOR2 BX5 PB4 L)		0.1546	0.3075	1.3127 r	
n232 (net)	2		0.0000	1.3127 r	
U192/Z (P18 9T OAI21 X5 PB4 L)		0.0548	0.0760	1.3888 f	
n160 (net)	1		0.0000	1.3888 f	
U191/Z (P18 9T AOI22 X5 PB4 L)		0.0454	0.0541	1.4428 r	
n167 (net)	1		0.0000	1.4428 r	
U288/Z (P18 9T OAOI211 X5 PB4 L)		0.0612	0.0713	1.5142 f	
ns0[2] (net)	1		0.0000	1.5142 f	
ps regx2x/D (P18 9T SDFPR1Q AX10 F	PB4 L)	0.0612	0.0000	1.5142 f	
data arrival time	_			1.5142	
clock clk (rise edge)			8.0000	8.0000	
clock network delay (ideal)			0.0000	8.0000	
clock uncertainty			-0.3000	7.7000	
ps regx2x/CP (P18 9T SDFPR1Q AX10 PB4 L)			0.0000	7.7000 r	
library setup time	_		-0.2486	7.4514	
data required time				7.4514	
data required time				7.4514	
data arrival time				-1.5142	
slack (MET)				5.9372	