

EXPERIMENT 4 LAB REPORT

ECEN 5517 (Spring 2017)
Power electronics and Photovoltaic Power Systems Laboratory

4/4/2017

TEAM MUSE

Maneesh Kumar Singh
Vivek Sankaranarayanan

Objectives

The objectives of this experiment are:


- To design, construct and test a cascaded dc-dc boost converter that converts the low voltage of the battery into a high voltage dc bus (~200V)
- To design, construct and test a closed-loop analog feedback loop that regulates the dc bus output voltage of the converter

Experimental data

Equipments used





Power	Measurement
Power Supply: 30V-5A Dual Power Supply Rheostat: 0 -15.5 Ohms	Meters: FLUKE 45 Oscilloscope: TDS3012C Current Probe: TCP202A





PWM Controller Circuit











UC3525 PWM Controller waveforms

The important values of the waveforms are indicated by the scope measurement on each image










Power Stage Schematic



Inductance design

	Boost Stage-1	Boost Stage-2
Theoretical	48.6uH	833uH
Measured	50uH	830uH

Open loop Power Stage Testing

EFFICIENCY

The boost stage output capacitor used: **22uF, 200V**. Hence the boost output was limited to 150V. All readings below were taken at 150V and 85W

Operating point : 150V , 85W output


Input Voltage (V)	Input Current (A)	Input power (W)	Duty cycle	Output Voltage (V)	Output Current (A)	Output Power (W)	Efficiency (%)
12.05	8.015	96.58	0.717	150.3	0.575	86.42	89.48

INPUT VOLTAGE/CURRENT WAVEFORMS

(Operating point: 150V, 85W)

Vin (average): 11.9V

Iin (average): 9.08A




OUTPUT VOLTAGE/CURRENT WAVEFORMS

(Operating point: 150V, 85W)


Vout (average): 150V

Iout (average): 0.542A




MOSFET DRAIN-SOURCE (Vds) WAVEFORMS

BOOST STAGE 1



BOOST STAGE 2



Loss Budget

First Power Stage

MOSFET Conduction Loss


$$I_{rms} = 8.14 \text{ A}$$

$$R = 19.5 \text{ mOhm}$$

$$D = 0.717$$

$$P = I_{rms}^2 * R * D$$

$$= 0.92 \text{ W}$$



Diode Conduction Loss


$$I = 4.43 \text{ A}$$

$$V_f = 1 \text{ V}$$

$$D = 0.717$$

$$P = I * V_f * (1 - D)$$

$$= 1.254 \text{ W}$$



Switching Loss

Approximating it from Wave Form


Switching Freq = sw=30kHz

{ approximating power waveform to triangle
base and height values from power waveform}

$$P = 0.5 * \text{Base} * \text{height} * sw$$

$$= 0.5 * 100n * 700 * 30k$$

$$= 1.05W$$



Second Power Stage

MOSFET Conduction Loss

$I_{rms} = 1.29 \text{ A}$

$R = 19.5 \text{ mOhm}$

$D = 0.717$

$$P = I_{rms}^2 * R * D$$

$$= 0.023 \text{ W}$$



Diode Conduction Loss


$I = 1.12 \text{ A}$

$V_f = 1 \text{ V}$

$D = 0.717$

$$P = I * V_f * (1 - D)$$

$$= 0.317 \text{ W}$$



Note: The Diode Stage_2 Current Waveform is inverted

Switching Loss

Approximating it from Wave Form


Switching Freq = sw=30kHz

{ approximating power waveform to triangle
base and height values from power waveform}

$$P_{\text{turn_on}} = 0.5 * \text{Base} * \text{height} * \text{sw}$$

$$= 0.5 * 24n * 500 * 30k$$


$$= 0.18 \text{ W}$$



$$P_{\text{turn_off}} = 0.5 * \text{Base} * \text{height} * \text{sw}$$

$$= 0.5 * 80n * 400 * 30k$$

$$= 0.48 \text{ W}$$



Inductor Loss

Copper Loss

Stage_1 Inductor


AWG#17

R = 0.013 Ohm

Irms = 8.9 A

$$P = I_{rms}^2 * R$$

$$= 1.03 \text{ W}$$



Stage_2 Inductor


AWG#22

R = 0.152 Ohm

Irms = 2.16 A

$$P = I_{rms}^2 * R$$

$$= 0.71 \text{ W}$$



Core Loss

Stage_1 Inductor

$\Delta B = 77 \text{ mT}$

Switching Frequency = 30kHz

Power Density = 9 (kW/m³)

Effective Area of Core = 0.000166 m²

Height = 0.212 m

Volume = 3.52 u*m³

Power loss= Power density * Volume

$$= 0.03168 \text{ W}$$

Stage_2 Inductor

$\Delta B = 74 \text{ mT}$

Switching Frequency = 30kHz

Power Density = 9 (kW/m³)

Effective Area of Core = 0.000166 m²

Height = 0.212 m

Volume = 3.52 u*m³

Power loss= Power density * Volume

$$= 0.03168 \text{ W}$$

Proximity Loss

Stage_1 Inductor

Total Number of Turns = 12

Number of layers=2

Number of turns per layer = 6

Rdc = 0.66 m Ohm

Switching frequency = 30 kHz

H=0.122 cm

$\delta = 0.378 \times 10^{-3}$

$$Rac = \frac{H}{\delta} * Rdc$$

=2.13 m Ohm

$\Delta IL = 3.15$

$$Irms = \frac{\Delta IL}{\sqrt{3}}$$

= 1.818

Power Loss_per layer = $Irms^2 * Rac$

= 7.03 mW

Total Loss= $6 * Loss_per layer$

= 42.23 mW

Stage_2 Inductor

Total Number of Turns = 44

Number of layers=4

Number of turns per layer = 11

Rdc = 39 m Ohm

Switching frequency = 30 kHz

H=0.0701 cm

$\delta = 0.378 \times 10^{-3}$

$$Rac = \frac{H}{\delta} * Rdc$$

$$= 72.3 \text{ m}$$

$\Delta IL = 0.67$

$$I_{rms} = \frac{\Delta IL}{\sqrt{3}}$$

$$= 0.38$$

$$\text{Power Loss_per layer} = I_{rms}^2 * Rac$$

$$= 10.44 \text{ mW}$$

$$\text{Total Loss} = 44 * \text{Loss_per layer}$$

$$= 0.46 \text{ W}$$

$$\text{Loss Budget} = \text{Stage_1 (Conduction Loss + Switching Loss)} + \text{Stage_2 (Conduction Loss + Switching Loss)} + \text{Inductor Loss}$$

$$= 6.529 \text{ W}$$


Suggestions for Increasing Efficiency

- The MUR440 diode has a switching loss of 0.18W approximately. A better diode with lower reverse recovery can be used
- The first stage inductor was designed with 16AWG but a 17AWG wire was used for winding
- There is some copper loss on interconnect wires. An 18 AWG wire was used. Reducing the gauge and better layouts can improve efficiency


Network Analyzer Measurements

Gvd(s) Magnitude plot:

Operation Conditions: Vin: 11.9V, Vout: 150V, D: 0.717; Output Power: 86W



Gvd(s) Phase Plot



Gvd(s) Expression from measured plot

$$Gvd = Gd0 * \frac{(1 - \frac{s}{wZ})}{\frac{s^2}{wp^2} + \frac{s}{Q * wp} + 1}$$

$$Gd0 = 177.8$$


$$fZ = \sim 2000 \text{ Hz}$$

$$fP = \sim 400 \text{ Hz}$$


$$Q = 2.98 \text{ dB} = 1.41$$

LT-Spice Simulations

Schematics



Gvd(s) Magnitude Plot



Gvd(s) Expression

From the plot above we can see that the Gvd(s) has following salient features:

- Dc Gain Gdo = ~62dB = 1258.92
- Quadratic pole at fP1 = ~90Hz; QP1 = ~15
- Quadratic zero at fZ1 = ~130Hz, QZ1 = 13.48
- Quadratic pole at fP2 = ~340Hz, QP2 = 30
- Right half plane zero at fZ2 = ~2KHz

The final expression can be therefore written as:

$$G_{vd}(s) = G_{d0} * \frac{\left(1 + \frac{s}{Q_{Z1} * wZ1} + \left(\frac{s}{wZ1}\right)^2\right) * \left(1 - \frac{s}{wZ2}\right)}{\left(1 + \frac{s}{Q_{P1} * wP1} + \left(\frac{s}{wP1}\right)^2\right) * \left(1 + \frac{s}{Q_{P2} * wP2} + \left(\frac{s}{wP2}\right)^2\right)}$$

Comparison of simulated and measured Gvd(s)

The measured and simulated Gvd(s) differ in following aspects:

- The measured Gvd(s) shows only a single quadratic pole at ~400Hz. This matches with fP2 at 340Hz of the simulated plot. The first quadratic pole and quadratic zero does not show up in measured plot
- The Q factor at fP2 on measured plot is 1.14 approx. This is much lower than Q at fP2 of simulated plot (30 approx)
- In the measured plot Gvd(s) crosses over at 4KHz with a phase of -150 degrees. The simulated plot crosses over at 15Khz with -240 degrees phase

The differences in plots can be attributed to the following:

- The actual circuit is well damped because of device and interconnect resistances. The model takes into account only inductor resistances
- There is switching loss in the circuit that is not accounted for in the simulation
- Additional loop inductances effect corner and crossover frequencies that the simulation does not account for

Analytical derivation for Gvd(s)


Analytical derivation of the small signal is shown in **Appendix-I**. The final equation is shown here for convenience.

$$G_{vd}(s) = G_{d0} * \frac{\left(1 + \frac{s}{Q_{Z1} * wZ1} + \left(\frac{s}{wZ1}\right)^2\right) * \left(1 - \frac{s}{wZ2}\right)}{\left(1 + \frac{s}{Q_{P1} * wP1} + \left(\frac{s}{wP1}\right)^2\right) * \left(1 + \frac{s}{Q_{P2} * wP2} + \left(\frac{s}{wP2}\right)^2\right)}$$

- The derived expressions has same salient features as the simulated expression. It contains following salient features:
- Dc gain Gdo = 61.52dB
- Quadratic pole at fP1 = 87.17Hz; QP1 = 29.52
- Quadratic zero at fZ1 = 133.216HZ; QZ1 = 13.48
- Quadratic pole at fP2 = 343.97Hz; QP2 = 15.45

- Right Half-plane zero $fZ2 = 2\text{KHz}$

The analytical uncompensated MATLAB plot is shown below:



The simulated and analytical plots match quite well.


Compensator Design

Proposed Compensator Design

The compensator was designed based on the LT-Spice simulated $Gvd(s)$.

- The crossover frequency was chosen at 1KHz
- The system was designed for a phase margin of 55 degrees

The plot of the compensated loop gain $T(s)$ is shown below:



Compensator calculations

A PID compensator was chosen:

$$G_c(s) = G_{c0} \cdot \frac{(1+wL/s)(1+s/wZ1)}{(1+s/wP1)(1+s/wP2)}$$

- The uncompensated loop gain has a phase of -203 degrees at crossover. To achieve a PM of 55 degrees compensator needs to provide 70 degrees at 1KHz.
- Thus, the lead zero-pole frequency are found as:


$$f_z = f_c \cdot \sqrt{\frac{1 - \sin\theta}{1 + \sin\theta}} = 176.32\text{Hz}$$

$$f_p = f_c \cdot \sqrt{\frac{1 + \sin\theta}{1 - \sin\theta}} = 5.67\text{KHz}$$

- A high frequency pole f_p2 is placed at 100KHz for noise immunity
- The PI inverted zero frequency f_L is placed at 1/10th of crossover frequency:
 $f_L = 100\text{Hz}$
- Mid frequency gain, G_{c0} is calculated at crossover frequency as:


$$G_{c0} = V_m * wZ / (H * |G_{d0}|_{f_c=1\text{KHz}} * wC)$$

$$= 0.4521$$



Compensator Circuit

Calculations are shown on the circuit itself:



Load Test

Vin (V)	Iin (A)	Pin (W)	Vout (V)	Iout (A)	Pout (W)	Eff (%)	Duty
12.06	1.662	20.04	152.6	0.122	18.6172	92.9	0.54
12.06	8.71	98.42	152.5	0.579	87.6606	89.1	0.72

$$\text{Load Regulation (\%)} = (152.6 - 152.5) * 100 / (152.5) = 0.065\%$$

Line Test


Vin (V)	Iin (A)	Pin (W)	Vout (V)	Iout (A)	Pout (W)	Eff (%)	Duty
11.06	8.785	97.16	150.5	0.574	86.39	88.9	0.75
14.05	6.764	95.03	150.6	0.573	86.29	90.8	0.71

$$\text{Load Regulation (\%)} = (150.6 - 150.5) * 100 / (150.5) = 0.066\%$$

Soft Start


Soft Start capacitor value: 10uF

VRef transient on soft start




VOUT Transient on Soft Start

Soft Start Transient



Overshoot




Conclusion

- A cascaded dc-dc boost converter rated for 100W was designed, constructed and tested as per the given specifications. The peak efficiency of 92% was measured
- An analog PID compensator was designed to regulate the output voltage of the boost converter

Appendix-1

Small Signal analysis



$\theta_1, \theta_2 = ON$

$$V_{L1} = V_1 \quad \text{at } i_{L1} = i_{L2} + i_{load}$$

$$V_{L2} = V_2 \quad \text{at } i_{L2} = i_{load}$$

$\theta_1, \theta_2 = OFF$

$$V_{L1} = V_1 \cdot V_2$$

$$i_{L1} = i_{L2} + i_{load}$$

$$V_{L2} = V_2 - V_3 \quad i_{L2} = i_{L2} - i_{load}$$

$$L_1 \frac{di_{L1}}{dt} = V_1 - D' V_2 \quad \left| \begin{array}{l} C_2 \frac{dV_{L2}}{dt} = D' i_{L1} - i_{L1} \\ C_3 \frac{dV_3}{dt} = D' i_{L2} - i_{load} \end{array} \right.$$


$$L_2 \frac{di_{L2}}{dt} = V_2 - D' V_3$$

$$L_1 \frac{d\hat{i}_{in}}{dt} = \hat{V}_1 - \eta \hat{V}_2 + \hat{V}_3$$

$$L_2 \frac{d\hat{i}_{in}}{dt} = \hat{V}_2 - \eta \hat{V}_3 + \hat{V}_1$$




$$C_1 \frac{d\hat{V}_2}{dt} = \hat{i}_{in} - \eta L_2 \hat{i}_2 + \eta \hat{i}_3$$

$$C_2 \frac{d\hat{V}_3}{dt} = - \eta \text{load} \hat{i}_3 - \eta i_{in} + \eta \hat{i}_{in}$$





$$G_{Vd} = \left| \frac{\hat{V}_d}{\hat{i}_d} \right|_{\hat{V}_g=0}$$

$\frac{1}{j\omega} + \frac{1}{j\omega} = j\omega$
 $\frac{1}{j\omega} + \frac{1}{j\omega} = j\omega$
 $\frac{1}{j\omega} + \frac{1}{j\omega} = j\omega$



$$Z_1 = \frac{\frac{SL_1}{D'^2} \times \frac{1}{SL_2}}{\frac{SL_1}{D'^2} + \frac{1}{SL_2}} = \frac{SL_1}{S^2 L_1 L_2 + D'^2}$$



$$\left(\frac{V_1 Z_1 + V_3 - I_{L1} Z_1}{S L_1} \times D' - I_{L2} \right) \left(\frac{Z_1 + S L_2}{D' L_2} || R_L || C_3 \right) = \frac{\hat{V}_0}{\hat{I}}$$

$$C_{N_d} = \left[\left(\frac{V_1 Z_1 + V_3 - \frac{N_3 \cdot N_1}{R D'^2} Z_1}{S L_1} \right) D' - \frac{V_3}{R D'} \right] \frac{(Z_1 + S L_2) R}{D'^2 R + (Z_1 + S L_2)(S C_R + 1)}$$

$$U_{VD} = V_3 \left[\left(\frac{D^2 Z_1}{S L_1} + 1 - \frac{Z_1}{R D'^2} \right) D' - \frac{R D'}{Z_1 + S L_2} \right] \times \frac{(Z_1 + S L_2) R}{D'^2 R + (Z_1 + S L_2) (S C_3 R + 1)}$$

$$= 2V_3 D'^2 R \left(1 + \frac{s(2L_1 + L_2 D'^2)}{R D'^4} + \frac{s^2 L_1 C_2}{2 D'^2} \right) \left(1 - \frac{2 S L_2}{R D'^2} \right)$$

$$D'^2 R \left[1 + s \frac{L_1 + L_2 D'^2}{D'^4 R} + s^2 \frac{4(C_3 R + L_2 C_3 R D'^2 + C_2 L_1 D'^2 R)}{D'^4 R} \right] \times$$

$$\left[1 + s \frac{L_1 L_2 C_2}{4C_3 R + L_2 C_3 R D'^2 + C_2 L_1 D'^2 R} + s^2 \frac{L_1 L_2 C_3 C_2 R}{4C_3 R + L_2 C_3 R D'^2 + C_2 L_1 D'^2 R} \right]$$

$$\frac{V_o}{V_i} = \left(\frac{2V_3}{D'} \right) \left(1 + \frac{2 S L_2}{R D'^2} \right) = 1191.17 = 61.519 \text{ dB}$$

RHP zero $\Rightarrow \omega_Z = 14.484 \text{ rad/s}$

$$\omega_Z = \frac{2\pi f_2}{L_1} = 2.3 \text{ kHz}$$

Quadratic zero

$$\omega_{z_1} = 837.02 \text{ rad/s}$$

$$f_{z_1} = 133.216 \text{ Hz}$$

$$\theta = 13.48$$

Poly

$$\omega_{p_1} = 2161.25 \text{ rad/s} \quad \omega_{p_2} = 547.72 \text{ rad/s}$$

$$f_{p_1} = 343.97 \text{ Hz} \quad f_{p_2} = 87.17 \text{ Hz}$$

$$\theta_1 = 15.45$$

$$\theta_2 = 29.52$$