

# MIXED SIGNAL MICROCONTROLLER

#### **FEATURES**

- Low Supply Voltage Range: 1.8 V to 3.6 V
- Ultralow Power Consumption
  - Active Mode (AM): 180 μA/MHz
  - Standby Mode (LPM3 WDT Mode, 3 V):
     1.1 μA
  - Off Mode (LPM4 RAM Retention, 3 V):
     0.9 μA
  - Shutdown Mode (LPM4.5, 3 V): 0.25 μΑ
- Wake-Up From Standby Mode in Less Than 5 µs
- 16-Bit RISC Architecture, Extended Memory,
   40-ns Instruction Cycle Time
- Flexible Power Management System
  - Fully Integrated LDO With Programmable Regulated Core Supply Voltage
  - Supply Voltage Supervision, Monitoring, and Brownout
- Unified Clock System
  - FLL Control Loop for Frequency Stabilization
  - Low-Power Low-Frequency Internal Clock Source (VLO)
  - Low-Frequency Trimmed Internal Reference Source (REFO)
  - 32-kHz Crystals (XT1)
  - High-Frequency Crystals up to 25 MHz (XT1)
- Hardware Multiplier Supporting 32-Bit Operations
- Three Channel DMA
- Up to Twelve 5-V Tolerant Digital Push/Pull I/Os With Up to 20-mA Drive Strength<sup>(1)</sup>

- 16-Bit Timer TD0 With Three Capture/Compare Registers and Support of High-Resolution Mode
- 16-Bit Timer TD1 With Three Capture/Compare Registers and Support of High-Resolution Mode
- 16-Bit Timer TA0 With Three Capture/Compare Registers
- Universal Serial Communication Interfaces<sup>(1)</sup>
  - USCI\_A0 Supporting
    - Enhanced UART Supporting Auto-Baudrate Detection
    - IrDA Encoder and Decoder
    - Synchronous SPI
  - USCI\_B0 Supporting
    - $I^2C^{TM}$
    - Synchronous SPI
- 10-Bit 200-ksps Analog-to-Digital (A/D) Converter
  - Internal Reference
  - Sample-and-Hold
  - Autoscan Feature
  - Up to Eight External Channels, Two Internal Channels, Including Temperature Sensor<sup>(1)</sup>
- Up to 16-Channel On-Chip Comparator Including an Ultralow-Power Mode<sup>(1)</sup>
- Serial Onboard Programming, No External Programming Voltage Needed
- Family Members are Summarized in Table 1
- Available in 40-Pin QFN (RSB) and 38-Pin TSSOP (DA) Packages (See Table 2)
- For Complete Module Descriptions, See the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208) (1)
- Full functionality in the 40-pin QFN package options. For the available features of other packages see Terminal Functions.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MSP430 is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



#### DESCRIPTION

The Texas Instruments MSP430<sup>™</sup> family of ultralow-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake up from low-power modes to active mode in less than 5 µs.

The MSP430F51x2 series are microcontroller configurations with two 16-bit high-resolution timers, universal serial communication interfaces (USCI\_A0 and USCI\_B0), 32-bit hardware multiplier, a high performance 10-bit analog-to-digital (A/D) converter, on-chip comparator, three-channel DMA, 5-V tolerant I/Os, and up to 29 I/O pins.

The MSP430F51x1 series are microcontroller configurations with two 16-bit high-resolution timers, universal serial communication interfaces (USCI\_A0 and USCI\_B0), 32-bit hardware multiplier, on-chip comparator, three-channel DMA, 5-V tolerant I/Os, and up to 29 I/O pins.

Typical applications for these devices include analog and digital sensor systems, LED lighting, digital power supply, motor control, remote controls, thermostats, digital timers, hand-held meters, etc.

Family members available are summarized in Table 1.

Table 1. Family Members

					US	SCI				
Device	Flash (KB)	SRAM (KB)	Timer_A <sup>(1)</sup>	Timer_D <sup>(2)</sup>	Channel A: UART, IrDA, SPI	Channel B: SPI, I <sup>2</sup> C	ADC10_A (Ch)	Comp_B (Ch)	I/O	Package
MSP430F5172	32	2	3	3, 3	1	1	9 ext, 2 int	16	31	40 QFN
WSF450F5172	32	2	3	3, 3	'	'	8 ext, 2 int	15	29	38 TSSOP
MSP430F5152	16	2	3	3, 3	1	1	9 ext, 2 int	16	31	40 QFN
WSF450F5152	10	2	3	3, 3	'	'	8 ext, 2 int	15	29	38 TSSOP
MSP430F5132	8	1	3	3, 3	1	1	9 ext, 2 int	16	31	40 QFN
WISF450F5152	0	'	3	3, 3	'	'	8 ext, 2 int	15	29	38 TSSOP
MSP430F5171	32	2	3	3, 3	1	1		16	31	40 QFN
WISF430F3171	32	2	3	3, 3	'	'	-	15	29	38 TSSOP
MSP430F5151	16	2	3	3, 3	1	1		16	31	40 QFN
WISP430F5151	10	2	3	3, 3	ı	'	-	15	29	38 TSSOP
MCD420F5424	0	4	2	2.2	1	4		16	31	40 QFN
MSP430F5131	8	1	3	3, 3	ı	'	-	15	29	38 TSSOP

<sup>(1)</sup> Each number in the sequence represents an instantiation of Timer\_A with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer\_A, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.

Table 2. Ordering Information (1)

_	PACKAGED DEVICES <sup>(2)</sup>				
T <sub>A</sub>	PLASTIC 38-PIN DA (TSSOP)	PLASTIC 40-PIN RSB (QFN)			
	MSP430F5132IDA	MSP430F5132IRSB			
	MSP430F5152IDA	MSP430F5152IRSB			
40°C to 05°C	MSP430F5172IDA	MSP430F5172IRSB			
–40°C to 85°C	MSP430F5131IDA	MSP430F5131IRSB			
	MSP430F5151IDA	MSP430F5151IRSB			
	MSP430F5171IDA	MSP430F5171IRSB			


<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

<sup>(2)</sup> Each number in the sequence represents an instantiation of Timer\_D with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer\_D, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.


<sup>(2)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



#### Functional Block Diagram, MSP430F51x2




## Functional Block Diagram, MSP430F51x1





www.ti.com

## Pin Designation, MSP430F51x2IRSB and MSP430F51x1IRSB





# Pin Designation, MSP430F51x2IDA and MSP430F51x1IDA

	AVCC □□ PJ.4/XOUT □□ PJ.5/XIN □□ AVSS □□	3	0	38	P3.6/PM_TA0.1/A7*/VEREF-*/CB11 P3.5/PM_TA0.2/A8*/VEREF+*/CB12 RST/NMI/SBWTDIO TEST/SBWTCK
P1.0/PM_UCA0CLK/PM P1.1/PM_UCA0TXD/PM_ P1.2/PM_UCA0RXD/PM_I P1.3/PM_UCB0CLK/PM	_UCB0STE/A0*/CB0 == UCA0SIMO/A1*/CB1 == JCA0SOMI/A2*/CB2 ==	5 6 7		34	P3.3/PM_TA0CLK/PM_CBOUT/CB13 P3.2/PM_TD0.0/PM_SMCLK/CB14 PJ.6/TD1CLK/TD0.1/CB15 DVCC
P1.4/PM_UCB0SIMO/PM_ P1.5/PM_UCB0SOMI/PM_ PJ PJ.1/M	UCB0SDA/A4*/CB4	9 10 11 12	DA PACKAGE (TOP VIEW)	30	DVSS VCORE P3.1/PM_TEC1FLT0/PM_TD1.2 P3.0/PM_TEC1FLT2/PM_TD1.1 P3.7/PM_TEC4CLB/PM_TEC4FLT4/PM_TD4.0
	DC10CLK/TMS/CB8	14 15 16 17		24 🞞	
* Only MSP430F51x2	P2.1/PM_TD1.0 == P2.2/PM_TD1.1 ==			21 <del>       </del> 20 <del>     </del>	DVIO P2.3/PM_TD1.2



#### **Terminal Functions**

**Table 3. Terminal Functions** 

TERMINAL						
NAME	N	0.	I/O <sup>(1)</sup>	DESCRIPTION		
NAME	RSB	DA				
P1.0/ PM_UCA0CLK/ PM_UCB0STE/ A0/ CB0 <sup>(2)</sup>	1	5	I/O	General-purpose digital I/O Clock signal input – USCI_A0 SPI slave mode Clock signal output – USCI_A0 SPI master mode Slave transmit enable – USCI_B0 SPI mode Analog input A0 – 10-bit ADC (see ) Comparator_B Input 0		
P1.1/ PM_UCA0TXD/ PM_UCA0SIMO/ A1/ CB1 (2)	2	6	I/O	General-purpose digital I/O Transmit data – USCI_A0 UART mode Slave in, master out – USCI_A0 SPI mode Analog input A1 – 10-bit ADC (2) Comparator_B Input 1		
P1.2/ PM_UCA0RXD/ PM_UCA0SOMI/ A2/ CB2 <sup>(2)</sup>	3	7	I/O	General-purpose digital I/O Receive data – USCI_A0 UART mode Slave out, master in – USCI_A0 SPI mode Analog input A2 – 10-bit ADC <sup>(2)</sup> Comparator_B Input 2		
P1.3/ PM_UCB0CLK/ PM_UCA0STE/ A3/ CB3 <sup>(2)</sup>	4	8	I/O	General-purpose digital I/O Clock signal input – USCI_B0 SPI slave mode Clock signal output – USCI_B0 SPI master mode Slave transmit enable – USCI_A0 SPI mode Analog input A3 – 10-bit ADC <sup>(2)</sup> Comparator_B Input 3		
P1.4/ PM_UCB0SIMO/ PM_UCB0SDA/ A4/ CB4 <sup>(2)</sup>	5	9	I/O	General-purpose digital I/O Slave in, master out – USCI_B0 SPI mode I2C data – USCI_B0 I2C mode Analog input A4 – 10-bit ADC (2) Comparator_B Input 4		
P1.5/ PM_UCB0SOMI/ PM_UCB0SCL/ A5/ CB5 <sup>(2)</sup>	6	10	I/O	General-purpose digital I/O Slave out, master in – USCI_B0 SPI mode I2C clock – USCI_B0 I2C mode Analog input A5 – 10-bit ADC <sup>(2)</sup> Comparator_B Input 5		
PJ.0/ SMCLK/ TDO/ CB6	7	11	I/O	General-purpose digital I/O SMCLK clock output Test data output port Comparator_B Input 6		
PJ.1/ MCLK/ TDI/TCLK/ CB7	8	12	I/O	General-purpose digital I/O MCLK clock output Test data input or test clock input Comparator_B Input 7		
PJ.2/ ADC10CLK/ TMS/ CB8	9	13	I/O	General-purpose digital I/O ADC10_A clock output Test mode select Comparator_B Input 8		
PJ.3/ ACLK/ TCK/ CB9	10	14	I/O	General-purpose digital I/O ACLK output port Test clock Comparator_B Input 9		
P1.6/ PM_TD0.0	11	15	I/O, DV <sub>IO</sub>	General-purpose digital I/O TD0 CCR0 compare output/capture input		
P1.7/ PM_TD0.1	12	16	I/O, DV <sub>IO</sub>	General-purpose digital I/O TD0 CCR1 compare output/capture input		
P2.0/ PM_TD0.2	13	17	I/O, DV <sub>IO</sub>	General-purpose digital I/O TD0 CCR2 compare output/capture input		

 <sup>(1)</sup> I = input, O = output, N/A = not available on this package offering
 (2) The ADC10\_A module is available on MSP430F51x2 devices. The secondary pin functions Ax (ADC10\_A channel x) available only in MSP430F51x2 devices.



# **Table 3. Terminal Functions (continued)**

TERMIN	TERMINAL			·	
NAME	NO.		I/O <sup>(1)</sup>	DESCRIPTION	
NAME	RSB	DA			
P2.1/ PM_TD1.0	14	18	I/O, DV <sub>IO</sub>	General-purpose digital I/O TD1 CCR0 compare output/capture input	
P2.2/ PM_TD1.1	15	19	I/O, DV <sub>IO</sub>	General-purpose digital I/O TD1 CCR1 compare output/capture input	
P2.3/ PM_TD1.2	16	20	I/O, DV <sub>IO</sub>	General-purpose digital I/O TD1 CCR2 compare output/capture input	
DVIO	17	21		5V tolerant digital I/O power supply	
DVSS	18	22		Digital ground supply	
P2.4/ PM_TEC0CLR/ PM_TEC0FLT2/ PM_TD0.0	19	23	I/O, DV <sub>IO</sub>	General-purpose digital I/O TD0 external clear input/TD0 fault input channel 2 (controlled by module input enable)  TD0 CCR0 compare output	
P2.5/ PM_TEC0FLT0/ PM_TD0.1	20	24	I/O, DV <sub>IO</sub>	General-purpose digital I/O	
P2.6/ PM_TEC0FLT1/ PM_TD0.2	21	25	I/O, DV <sub>IO</sub>	General-purpose digital I/O TD0 fault input channel 1 TD0 CCR2 compare output	
P2.7/ PM_TEC1CLR/ PM_TEC1FLT1/	22	26	I/O, DV <sub>IO</sub>	General-purpose digital I/O TD1 external clear/TD1 fault input channel 1 (controlled by module input enable) TD1 CCR0 compare output	
PM_TD1.0 P3.0/ PM_TEC1FLT2 / PM_TD1.1	23	27	I/O, DV <sub>IO</sub>	General-purpose digital I/O TD1 fault input channel 2 TD1 CCR1 compare output	
P3.1/ PM_TEC1FLT0/ PM_TD1.2	24	28	I/O, DV <sub>IO</sub>	General-purpose digital I/O TD1 fault input channel 0 TD1 CCR2 compare output	
VCORE	25	29		Regulated core power supply	
DVSS	26	30		Digital ground supply	
DVCC	27	31		Digital power supply	
PJ.6/ TD1CLK/ TD0.1/ CB15	28	32	I/O	General-purpose digital I/O TD1 clock input TD0 CCR1 compare output Comparator_B Input 15	
P3.2/ PM_TD0.0/ PM_SMCLK/ CB14	29	33	I/O	General-purpose digital I/O TD0 CCR0 capture input SMCLK output Comparator_B Input 14	
P3.3/ PM_TA0CLK/ PM_CBOUT/ CB13	30	34	I/O	General-purpose digital I/O TA0 clock input Comparator_B output Comparator_B Input 13	
P3.4/ PM_TD0CLK/ PM_MCLK	31	-	I/O	General-purpose digital I/O TD0 clock input MCLK output	
TEST/ SBWTCK	32	35		Test mode pin – select digital I/O on JTAG pins Spy-Bi-Wire input clock	
RST/ NMI/ SBWTDIO	33	36		Reset input active low Non-maskable interrupt input Spy-By-Wire data input/output	



# **Table 3. Terminal Functions (continued)**

TERMINAL						
NAME	NAME NO.		I/O <sup>(1)</sup>	DESCRIPTION		
NAME	RSB	DA				
P3.5/ PM_TA0.2/ A8 <sup>(3)</sup> VEREF+/ CB12	34	37	I/O	General-purpose digital I/O TA0 CCR2 compare output/capture input Analog input A8 – 10-bit ADC <sup>(3)</sup> Positive terminal for the ADC's reference voltage for an external applied reference voltage Comparator_B Input 12		
P3.6/ PM_TA0.1/ A7 <sup>(3)</sup> / VEREF-/ CB11	35	38	I/O	General-purpose digital I/O TA0 CCR1 compare output/capture input Analog input A7 – 10-bit ADC <sup>(3)</sup> Negative terminal for the ADC's reference voltage for an external applied reference voltage Comparator_B Input 11		
P3.7/ PM_TA0.0/ A6 <sup>(3)</sup> / CB10	36	-	I/O	General-purpose digital I/O TA0 CCR0 compare output/capture input Analog input A6 – 10-bit ADC <sup>(3)</sup> Comparator_B Input 10		
AVCC	37	1		Analog power supply		
PJ.4/ XOUT	38	2	I/O	General-purpose digital I/O Output terminal of crystal oscillator		
PJ.5/ XIN	39	3	I/O	General-purpose digital I/O Input terminal for crystal oscillator		
AVSS	40	4		Analog ground supply		
QFN pad	-	NA		Recommended to connect to DVSS externally		

<sup>(3)</sup> The ADC10\_A module is available on MSP430F51x2 devices. The secondary pin functions Ax (ADC10\_A channel x) available only in MSP430F51x2 devices.



#### SHORT-FORM DESCRIPTION

#### **CPU**

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses and can be handled with all instructions.

#### **Instruction Set**

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data. Table 4 shows examples of the three types of instruction formats; Table 5 shows the address modes.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

### **Table 4. Instruction Word Formats**

FORMAT	EXAMPLE	OPERATION
Dual operands, source-destination	ADD R4,R5	$R4 + R5 \rightarrow R5$
Single operands, destination only	CALL R8	$PC \rightarrow (TOS), R8 \rightarrow PC$
Relative jump, un/conditional	JNE	Jump-on-equal bit = 0

#### **Table 5. Address Mode Descriptions**

ADDRESS MODE	S <sup>(1)</sup>	D <sup>(1)</sup>	SYNTAX	EXAMPLE	OPERATION
Register	+	+	MOV Rs,Rd	MOV R10,R11	R10 → R11
Indexed	+	+	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	$M(2+R5) \to M(6+R6)$
Symbolic (PC relative)	+	+	MOV EDE,TONI		$M(EDE) \rightarrow M(TONI)$
Absolute	+	+	MOV & MEM, & TCDAT		$M(MEM) \rightarrow M(TCDAT)$
Indirect	+		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	$M(R10) \rightarrow M(Tab+R6)$
Indirect autoincrement	+		MOV @Rn+,Rm	MOV @R10+,R11	$M(R10) \rightarrow R11$ $R10 + 2 \rightarrow R10$
Immediate	+		MOV #X,TONI	MOV #45,TONI	#45 → M(TONI)

(1) S = source, D = destination



#### **Operating Modes**

The MSP430 has one active mode and six software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following seven operating modes can be configured by software:

- Active mode (AM)
  - All clocks are active
- Low-power mode 0 (LPM0)
  - CPU is disabled
  - ACLK and SMCLK remain active, MCLK is disabled
  - FLL loop control remains active
- Low-power mode 1 (LPM1)
  - CPU is disabled
  - FLL loop control is disabled
  - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 2 (LPM2)
  - CPU is disabled
  - MCLK and FLL loop control and DCOCLK are disabled
  - DCO's dc-generator remains enabled
  - ACLK remains active
- Low-power mode 3 (LPM3)
  - CPU is disabled
  - MCLK, FLL loop control, and DCOCLK are disabled
  - DCO's dc-generator is disabled
  - ACLK remains active
- Low-power mode 4 (LPM4)
  - CPU is disabled
  - ACLK is disabled
  - MCLK, FLL loop control, and DCOCLK are disabled
  - DCO's dc-generator is disabled
  - Crystal oscillator is stopped
  - Complete data retention
- Low-power mode 5 (LPM4.5)
  - Internal regulator disabled
  - No data retention
  - Wakeup from RST/NMI, P1, and P2



#### **Interrupt Vector Addresses**

The interrupt vectors and the power-up start address are located in the address range 0FFFFh to 0FF80h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Table 6. Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
System Reset Power-Up External Reset Watchdog Timeout, Key Violation Flash Memory Key Violation	WDTIFG, KEYV (SYSRSTIV) <sup>(1) (2)</sup>	Reset	0FFFEh	63, highest
<b>System NMI</b> PMM Vacant Memory Access JTAG Mailbox	SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG, VLRLIFG, VLRHIFG, VMAIFG, JMBNIFG, JMBOUTIFG (SYSSNIV) <sup>(1)</sup>	(Non)maskable	0FFFCh	62
User NMI NMI Oscillator Fault Flash Memory Access Violation	NMIIFG, OFIFG, ACCVIFG (SYSUNIV) <sup>(1)</sup> (2)	(Non)maskable	0FFFAh	61
Comp_B	CBIIFG, CBIFG (CBIV) <sup>(1)</sup> (3)	Maskable	0FFF8h	60
TEC0	TEC0FLTIFG, TEC0EXCLRIFG, TEC0AXCLRIFG <sup>(1)</sup> (3)	Maskable	0FFF6h	59
TD0	TD0CCR0 CCIFG0 (3)	Maskable	0FFF4h	58
TD0	TD0CCR1 CCIFG1, TD0CCR2 CCIFG2, TD0IFG, TD0HFLIFG, TD0HFHIFG, TD0HLKIFG, TD0HUNLKIFG (TD0IV) <sup>(1)</sup> (3)	Maskable	0FFF2h	57
Watchdog Timer_A Interval Timer Mode	WDTIFG	Maskable	0FFF0h	56
USCI_A0 Receive or Transmit	UCA0RXIFG, UCA0TXIFG (UCA0IV)(1) (3)	Maskable	0FFEEh	55
USCI_B0 Receive or Transmit	UCB0RXIFG, UCB0TXIFG, I2C Status Interrupt Flags (UCB0IV) (1) (3)	Maskable	0FFECh	54
ADC10_A (MSP430F51x2 only)	ADC10IFG0, ADC10INIFG, ADC10LOIFG, ADC10HIIFG, ADC10TOVIFG, ADC10OVIFG (ADC10IV) <sup>(1)</sup> (3)	Maskable	0FFEAh	53
TA0	TA0CCR0 CCIFG0 <sup>(3)</sup>	Maskable	0FFE8h	52
TA0	TA0CCR1 CCIFG1 TA0CCR2 CCIFG2, TA0IFG (TA0IV) <sup>(1)</sup> (3)	Maskable	0FFE6h	51
DMA	DMA0IFG, DMA1IFG, DMA2IFG (DMAIV) <sup>(1) (3)</sup>	Maskable	0FFE4h	50
TEC1	TEC1FLTIFG, TEC1EXCLRIFG, TEC1AXCLRIFG <sup>(1)</sup> (3)	Maskable	0FFE2	49
TD1	TD1CCR0 CCIFG0 <sup>(3)</sup>	Maskable	0FFE0h	48
TD1	TD1CCR1 CCIFG1 TD1CCR2 CCIFG2, TD1IFG, TD1HFLIFG, TD1HFHIFG, TD1HLKIFG, TD1HUNLKIFG (TD1IV) <sup>(1)</sup> <sup>(3)</sup>	Maskable	0FFDEh	47
I/O Port P1	P1IFG.0 to P1IFG.7 (P1IV) <sup>(1) (3)</sup>	Maskable	0FFDCh	46
I/O Port P2	P2IFG.0 to P2IFG.7 (P2IV) <sup>(1) (3)</sup>	Maskable	0FFDAh	45
			0FFD8h	44
Reserved	Reserved <sup>(4)</sup>		:	:
			0FF80h	0, lowest

Multiple source flags

A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space. (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.

Interrupt flags are located in the module.

Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain compatibility with other devices, it is recommended to reserve these locations.



### **Memory Organization**

		MSP430F5132, MSP430F5131	MSP430F5152, MSP430F5151	MSP430F5172, MSP430F5171
Memory Main: interrupt vector Main: code memory	Size Flash Flash	8KB 00FFFFh to 00FF80h 00FFFFh to 00E000h	16KB 00FFFFh to 00FF80h 00FFFFh to 00C000h	32KB 00FFFFh to 00FF80h 00FFFFh to 008000h
DAM	Size	1KB	2KB	2KB
RAM	Sector 0	001FFFh to 001C00h	0023FFh to 001C00h	0023FFh to 001C00h
	Size	512 Byte	512 Byte	512 Byte
	Info A	128B 0019FF to 001980h	128B 0019FF to 001980h	128B 0019FF to 001980h
Information memory (Flash)	Info B	128B 00197F to 001900h	128B 00197F to 001900h	128B 00197F to 001900h
(Fidall)	Info C	128B 0018FF to 001880h	128B 0018FF to 001880h	128B 0018FF to 001880h
	Info D	128B 00187F to 001800h	128B 00187F to 001800h	128B 00187F to 001800h
	Size	2K	2KB	2KB
	BSL 3	512B 0017FFh to 001600h	512B 0017FFh to 001600h	512B 0017FFh to 001600h
Bootstrap loader (BSL) memory	BSL 2	512B 0015FFh to 001400h	512B 0015FFh to 001400h	512B 0015FFh to 001400h
o.no.ry	BSL 1	512B 0013FFh to 001200h	512B 0013FFh to 001200h	512B 0013FFh to 001200h
	BSL 0	512B 0011FFh to 001000h	512B 0011FFh to 001000h	512B 0011FFh to 001000h
Peripherals	Size Flash	4KB 000FFFh to 000000h	4KB 000FFFh to 000000h	4KB 000FFFh to 000000h

## **Bootstrap Loader (BSL)**

The BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the device memory via the BSL is protected by user-defined password. A bootstrap loader security key is provided to disable the BSL completely or to disable the erasure of the flash if an invalid password is supplied. For complete description of the features of the BSL and its implementation, see *MSP430 Programming Via the Bootstrap Loader* (SLAU319).

**Table 7. BSL Functions** 

	DESCRIPTION			
BSL FUNCTION	40-PIN QFN RSB PACKAGE	38-PIN TSSOP DA PACKAGE		
RST/NMI/SBWTDIO	Entry sequence signal	Entry sequence signal		
TEST/SBWTCK	Entry sequence signal	Entry sequence signal		
Data transmit	P3.7	P3.5		
Data receive	P3.6	P3.6		
VCC	Power Supply	Power Supply		
VSS	Ground Supply	Ground Supply		

www.ti.com

#### **Flash Memory**

The flash memory can be programmed via the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. The CPU can perform single-byte, single-word, and long-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n. Segments A to D are also called information memory.
- Segment A can be locked separately.

#### **RAM Memory**

The RAM memory is made up of n sectors. Each sector can be completely powered down to save leakage; however, all data is lost. Features of the RAM memory include:

- RAM memory has n sectors. The size of a sector can be found in the Memory Organization section.
- Each sector 0 to n can be complete disabled; however, data retention is lost.
- Each sector 0 to n automatically enters low-power retention mode when possible.

#### **Peripherals**

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).

#### Digital I/O

There are up to three 8-bit I/O ports implemented. Port PJ contains seven individual I/O pins, common to all devices.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Programmable pullup or pulldown on all ports.
- · Programmable drive strength on all ports.
- Edge-selectable interrupt input capability for all the eight bits of ports P1 and P2.
- Read/write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise. P1 and P2 can also be accessed word-wise (PA).
- The input and output voltage levels of the pins supplied by DV<sub>IO</sub> (see Table 3) are defined by the voltage supplied by DV<sub>IO</sub> (up to 5V).



#### **Port Mapping Controller**

The port mapping controller allows the flexible and reconfigurable mapping of digital functions to Port P1, Port P2, and Port P3.

**Table 8. Port Mapping Mnemonics and Functions** 

VALUE	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION
0	PM_NONE	None	DVSS
	PM_UCA0CLK	USCI_A0 clock input/output (	direction controlled by USCI)
1	PM_UCB0STE	USCI_B0 SPI slave transmit enal	ole (direction controlled by USCI)
_	PM_UCA0TXD	USCI_A0 UART TXD (Direction	n controlled by USCI - output)
2	PM_UCA0SIMO	USCI_A0 SPI slave in master or	ut (direction controlled by USCI)
	PM_UCB0SOMI	USCI_B0 SPI slave out master i	n (direction controlled by USCI)
3	PM_UCB0SCL	USCI_B0 I2C clock (open drain a	and direction controlled by USCI)
	PM_UCA0RXD	USCI_A0 UART RXD (Direction	on controlled by USCI - input)
4	PM_UCA0SOMI	USCI_A0 SPI slave out master i	n (direction controlled by USCI)
_	PM_UCB0SIMO	USCI_B0 SPI slave in master or	ut (direction controlled by USCI)
5	PM_UCB0SDA	USCI_B0 I2C data (open drain a	
	PM_UCB0CLK	USCI_B0 clock input/output (	<u> </u>
6	PM_UCA0STE	USCI_A0 SPI slave transmit enal	
7	PM_TD0.0	TD0 input capture channel 0	TD0 output compare channel 0
8	PM_TD0.1	TD0 input capture channel 1	TD0 output compare channel 1
9	PM_TD0.2	TD0 input capture channel 2	TD0 output compare channel 2
10	PM TD1.0	TD1 input capture channel 0	TD1 output compare channel 0
11	PM_TD1.1	TD1 input capture channel 1	TD1 output compare channel 1
12	 PM_TD1.2	TD1 input capture channel 2	TD1 output compare channel 2
	PM_CLR1TD0.0	TD0 external clear input	
13	PM_FLT1_2TD0.0	TD0 fault input channel 2	TD0 output compare channel 0
14	PM_FLT1_0TD0.1	TD0 fault input channel 0	TD0 output compare channel 1
15	PM_FLT1_1TD0.2	TD0 fault input channel 1	TD0 output compare channel 2
40	PM_CLR2TD1.0	TD1 external clear input (controlled by module input enable)	
16	PM_FLT2_1TD1.0	TD1 fault input channel 1 (controlled by module input enable)	TD1 output compare channel 0
17	PM_FLT2_2TD1.1	TD1 fault input channel 2	TD1 output compare channel 1
18	PM_FLT2_0TD1.2	TD1 fault input channel 0	TD1 output compare channel 2
19	PM_TD0.0SMCLK	TD0 input capture channel 0	SMCLK output
20	PM_TA0CLKCBOUT	TA0 input clock	Comparator_B output
21	PM_TD0CLKMCLK	TD0 input clock	MCLK output
22	PM_TA0_0	TA0 input capture channel 0	TA0 output compare channel 0
23	PM_TA0_1	TA0 input capture channel 1	TA0 output compare channel 1
24	PM_TA0_2	TA0 input capture channel 2	TA0 output compare channel 2
25	PM_DMAE0SMCLK	DMAE0 input	SMCLK output
26	PM_DMAE1MCLK	DMAE1 input	MCLK output
27	PM_DMAE2SVM	DMAE2 input	SVM output
28	PM_TD0OUTH	TD0 3-state input	ADC10CLK
29	PM_TD1OUTH	TD1 3-state input	ACLK
30	Reserved	None	DVSS
31 (0FFh) <sup>(1)</sup>	PM_ANALOG	Disables the output driver as well as parasitic cross currents who	

<sup>(1)</sup> The value of the PM\_ANALOG mnemonic is set to 0FFh. The port mapping registers are only 5 bits wide and the upper bits are ignored resulting in a read out value of 31.



# **Table 9. Default Mapping**

PIN	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION
P1.0/PM_UCA0CLK/ PM_UCB0STE/A0/CB0	PM_UCA0CLK PM_UCB0STE	USCI_A0 clock input/output (direction controlled by USCI)	USCI_B0 SPI slave transmit enable (direction controlled by USCI)
P1.1/PM_UCA0TXD/ PM_UCA0SIMO/A1/CB1	PM_UCA0TXD PM_UCA0SIMO	USCI_A0 UART TXD (Direction controlled by USCI - output)	USCI_A0 SPI slave in master out (direction controlled by USCI)
P1.2/PM_UCA0RXD/ PM_UCA0SOMI/A2/CB2	PM_UCA0RXD PM_UCA0SOMI	USCI_A0 UART RXD (Direction controlled by USCI - input)	USCI_A0 SPI slave out master in (direction controlled by USCI)
P1.3/PM_UCB0CLK/ PM_UCA0STE/A3/CB3	PM_UCB0CLK PM_UCA0STE	USCI_B0 clock input/output (direction controlled by USCI)	USCI_A0 SPI slave transmit enable (direction controlled by USCI)
P1.4/PM_UCB0SIMO/ PM_UCB0SDA/A4/CB4	PM_UCB0SIMO PM_UCB0SDA	USCI_B0 SPI slave in master out (direction controlled by USCI)	USCI_B0 I2C data (open drain and direction controlled by USCI)
P1.5/PM_UCB0SOMI/ PM_UCB0SCL/A5/CB5	PM_UCB0SOMI PM_UCB0SCL	USCI_B0 SPI slave out master in (direction controlled by USCI)	USCI_B0 I2C clock (open drain and direction controlled by USCI)
P1.6/PM_TD0.0	PM_TD0.0	TD0 input capture channel 0	TD0 output compare channel 0
P1.7/PM_TD0.1	PM_TD0.1	TD0 input capture channel 1	TD0 output compare channel 1
P2.0/PM_TD0.2	PM_TD0.2	TD0 input capture channel 2	TD0 output compare channel 2
P2.1/PM_TD1.0	PM_TD1.0	TD1 input capture channel 0	TD1 output compare channel 0
P2.2/PM_TD1.1	PM_TD1.1	TD1 input capture channel 1	TD1 output compare channel 1
P2.3/PM_TD1.2	PM_TD1.2	TD1 input capture channel 2	TD1 output compare channel 2
P2.4/PM_TEC0CLR/ PM_TEC0FLT2/PM_TD0.0	PM_CLR1TD0.0 PM_FLT1_2TD0.0	TD0 external clear input (controlled by module input enable) TD0 fault input channel 2 (controlled by module input enable)	TD0 output compare channel 0
P2.5/PM_TEC0FLT0/PM_TD0.1	PM_FLT1_0TD0.1	TD0 fault input channel 0	TD0 output compare channel 1
P2.6/PM_TEC0FLT1/PM_TD0.2	PM_FLT1_1TD0.2	TD0 fault input channel 1	TD0 output compare channel 2
P2.7/PM_TEC1CLR/ PM_TEC1FLT1/PM_TD1.0	PM_CLR2TD1.0 PM_FLT2_1TD1.0	TD1 external clear input (controlled by module input enable) TD1 fault input channel 1 (controlled by module input enable)	TD1 output compare channel 0
P3.0/PM_TEC1FLT2/ PM_TD1.1	PM_FLT2_2TD1.1	TD1 fault input channel 2	TD1 output compare channel 1
P3.1/PM_TEC1FLT0/ PM_TD1.2	PM_FLT2_0TD1.2	TD1 fault input channel 0	TD1 output compare channel 2
P3.2/PM_TD0.0/ PM_SMCLK/CB14	PM_TD0.0SMCLK	TD0 input capture channel 0	SMCLK output
P3.3/PM_TA0CLK/ PM_CBOUT/CB13	PM_TA0CLKCBOUT	TA0 input clock	Comparator_B output
P3.4/PM_TD0CLK/ PM_MCLK	PM_TD0CLKMCLK	TD0 input clock	MCLK output
P3.5/PM_TA0.2/ VEREF+/CB12	PM_TA3_2	TA0 input capture channel 0	TA0 output compare channel 0
P3.6/PM_TA0.1/A7 VEREF-/CB11	PM_TA3_1	TA0 input capture channel 1	TA0 output compare channel 1
P3.7/PM_TA0.0/ A6/CB10	PM_TA3_0	TA0 input capture channel 2	TA0 output compare channel 2



#### Oscillator and System Clock

The clock system (Unified Clock System, UCS) module includes support for a 32-kHz watch crystal oscillator and high-frequency crystal oscillator, an internal very-low-power low-frequency oscillator (VLO), an internal trimmed low-frequency oscillator (REFO), and an integrated internal digitally controlled oscillator (DCO). The UCS module is designed to meet the requirements of both low system cost and low power consumption. The UCS module features digital frequency locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the watch crystal frequency. The internal DCO provides a fast turn-on clock source and stabilizes in less than 5 µs. The UCS module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal or high-frequency crystal (LFXT1), the internal low-frequency oscillator (VLO), the trimmed low-frequency oscillator (REFO), or the internal digitally-controlled oscillator DCO.
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by same sources available to ACLK.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources available to ACLK.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, ACLK/8, ACLK/16, ACLK/32.

#### **Power Management Module (PMM)**

The PMM includes an integrated voltage regulator that supplies the core voltage to the device and contains programmable output levels to provide for power optimization. The PMM also includes supply voltage supervisor (SVS) and supply voltage monitoring (SVM) circuitry, as well as brownout protection. The brownout circuit is implemented to provide the proper internal reset signal to the device during power-on and power-off. The SVS/SVM circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM, the device is not automatically reset). SVS and SVM circuitry is available on the primary supply and core supply.

#### **Hardware Multiplier**

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-bit, 24-bit, 16-bit, and 8-bit operands. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations

### Watchdog Timer (WDT\_A)

The primary function of the watchdog timer (WDT\_A) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

#### System Module (SYS)

The SYS module handles many of the system functions within the device. These include power-on reset and power-up clear handling, NMI source selection and management, reset interrupt vector generators, bootstrap loader entry mechanisms, and configuration management (device descriptors). It also includes a data exchange mechanism via JTAG called a JTAG mailbox that can be used in the application.



# **Table 10. System Module Interrupt Vector Registers**

INTERRUPT VECTOR REGISTER	INTERRUPT EVENT	WORD ADDRESS	OFFSET	PRIORITY
	No interrupt pending		00h	
	Brownout (BOR)		02h	Highest
	RST/NMI (POR)		04h	
	DoBOR (BOR)		06h	
	LPM5 wakeup (BOR)		08h	
	Security violation (BOR)		0Ah	
	SVSL (POR)		0Ch	
	SVSH (POR)		0Eh	
OVODOTIV Oceateur Desert	SVML_OVP (POR)	04051	10h	
SYSRSTIV, System Reset	SVMH_OVP (POR)	019Eh	12h	
	DoPOR (POR)		14h	
	WDT timeout (PUC)		16h	
	WDT key violation (PUC)		18h	
	KEYV flash key violation (PUC)		1Ah	
	Reserved		1Ch	
	Peripheral area fetch (PUC)		1Eh	
	PMM key violation (PUC)		20h	
	Reserved		22h to 3Eh	Lowest
	No interrupt pending		00h	
	SVMLIFG		02h	Highest
	SVMHIFG		04h	
	DLYLIFG		06h	
	DLYHIFG		08h	
SYSSNIV, System NMI	VMAIFG	019Ch	0Ah	
	JMBINIFG		0Ch	
	JMBOUTIFG		0Eh	
	VLRLIFG		10h	
	VLRHIFG		12h	
	Reserved		14h to 1Eh	Lowest
	No interrupt pending		00h	
	NMIFG		02h	Highest
SYSUNIV, User NMI	OFIFG	019Ah	04h	
	ACCVIFG		06h	
	Reserved		08h to 1Eh	Lowest



#### **DMA Controller**

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC10\_A conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to wake to move data to or from a peripheral.

Table 11. DMA Trigger Assignments (1)

TRICCER	CHANNEL				
TRIGGER	0	1	2		
0	DMAREQ	DMAREQ	DMAREQ		
1	TA0CCR0 CCIFG	TA0CCR0 CCIFG	TA0CCR0 CCIFG		
2	TA0CCR2 CCIFG	TA0CCR2 CCIFG	TA0CCR2 CCIFG		
3	TD0CCR0 CCIFG	TD0CCR0 CCIFG	TD0CCR0 CCIFG		
4	TD0CCR2 CCIFG	TD0CCR2 CCIFG	TD0CCR2 CCIFG		
5	TD1CCR0 CCIFG	TD1CCR0 CCIFG	TD1CCR0 CCIFG		
6	TD1CCR2 CCIFG	TD1CCR2 CCIFG	TD1CCR2 CCIFG		
7	Reserved	Reserved	Reserved		
8	Reserved	Reserved	Reserved		
9	Reserved	Reserved	Reserved		
10	Reserved	Reserved	Reserved		
11	Reserved	Reserved	Reserved		
12	Reserved	Reserved	Reserved		
13	Reserved	Reserved	Reserved		
14	Reserved	Reserved	Reserved		
15	Reserved	Reserved	Reserved		
16	UCA0RXIFG	UCA0RXIFG	UCA0RXIFG		
17	UCA0TXIFG	UCA0TXIFG	UCA0TXIFG		
18	UCB0RXIFG	UCB0RXIFG	UCB0RXIFG		
19	UCB0TXIFG	UCB0TXIFG	UCB0TXIFG		
20	Reserved	Reserved	Reserved		
21	Reserved	Reserved	Reserved		
22	Reserved	Reserved	Reserved		
23	Reserved	Reserved	Reserved		
24	ADC10IFG0	ADC10IFG0	ADC10IFG0		
25	Reserved	Reserved	Reserved		
26	Reserved	Reserved	Reserved		
27	Reserved	Reserved	Reserved		
28	Reserved	Reserved	Reserved		
29	MPY ready	MPY ready	MPY ready		
30	DMA2IFG	DMA0IFG	DMA1IFG		
31	DMAE0	DMAE0	DMAE0		

<sup>(1)</sup> Reserved DMA triggers may be used by other devices in the family. Reserved DMA triggers do not cause any DMA trigger event when selected.



#### **Universal Serial Communication Interface (USCI)**

The USCI modules are used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3 or 4 pin) and  $I^2C$ , and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA. Each USCI module contains two modules, A and B.

The USCI Ax module provides support for SPI (3 or 4 pin), UART, enhanced UART, or IrDA.

The USCI\_Bx module provides support for SPI (3 or 4 pin) or I<sup>2</sup>C.

#### TA<sub>0</sub>

TA0 is a 16-bit timer/counter with three capture/compare registers. TA0 can support multiple capture/compares, PWM outputs, and interval timing. TA0 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**Table 12. TA0 Signal Connections** 

INPUT PIN	NUMBER	DEVICE	MODULE		MODULE	DEVICE	OUTPUT PI	N NUMBER																							
RSB (40-PIN QFN)	DA (38-PIN TSSOP)	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	RSB (40-PIN QFN)	DA (38-PIN TSSOP)																							
P3.3 - 30	P3.3 - 34	TA0CLK	TACLK				-	-																							
ACLK (internal)	ACLK	ACLK	ACLK	<b>T</b> '	N/A	N.A	-	-																							
SMCLK (internal)	SMCLK	SMCLK	SMCLK	Timer	Timer	Timer	† Timer	Timer	Timer	Timer	Timer	Timer	Timer	Timer	Timer	Timer	ımer	rimer	imer	Timer	NA	NA	-	-							
P3.3 - 30	P3.3 - 34	TA0CLK	TACLK				-	-																							
P3.7 - 36	-	TA0.0	CCI0A	CCR0				P3.7 - 36	-																						
-	-	CBOUT	CCI0B					-	-																						
-	-	V <sub>SS</sub>	GND		TA0	ГАО ТАО.О	-	-																							
-	-	V <sub>CC</sub>	V <sub>CC</sub>				-	-																							
P3.6 - 35	-	TA0.1	CCI1A			P3.6 - 35	P3.6 - 38																								
-	-	ACLK	CCI1B	CCR1	CCR1	TA1	TA0.1	ADC10_A <sup>(1)</sup> (internal) ADC10SHSx = 001b	ADC10_A <sup>(1)</sup> (internal) ADC10SHSx = 001b																						
-	-	V <sub>SS</sub>	GND				-	-																							
-	-	V <sub>CC</sub>	V <sub>CC</sub>				-	-																							
P3.5 - 34	P3.5 - 37	TA0.2	CCI2A				P3.5 - 34	P3.5 - 37																							
-	-	V <sub>SS</sub>	CCI2B	CCDO	TA0	T400	-	-																							
-	-	V <sub>SS</sub>	GND	CCR2	TA2	TA0.2	-	-																							
-	-	V <sub>CC</sub>	V <sub>CC</sub>				-	-																							

<sup>(1)</sup> The ADC10\_A trigger is available on MSP430F51x2 devices.



#### TD0

TD0 is a 16-bit timer/counter with three capture/compare registers supporting up to 256-MHz / 4-ns resolution. TD0 can support multiple capture/compares, PWM outputs, and interval timing. TD0 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers. External fault inputs as well as a external timer counter clear is supported along with interrupt flags from the TEC0 module.

**Table 13. TD0 Signal Connections** 

INPUT PIN	INPUT PIN NUMBER		MODILLE	MODULE	MODILLE	E DEVIOE	OUTPUT PIN NUMBER	
RSB (40-PIN QFN)	DA (38-PIN TSSOP)	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	RSB (40-PIN QFN)	DA (38-PIN TSSOP)
P3.4 - 31	-	TD0CLK	TDCLK				-	-
ACLK (internal)	ACLK ( internal)	ACLK	ACLK	Timer NA		-	-	
SMCLK ( internal)	SMCLK ( internal)	SMCLK	SMCLK		NA	-	-	
P3.4 - 31	-	TD0CLK	TDCLK				-	-
-	-	ı	CLK0				-	-
P2.4 - 19	P2.4 - 23	TEC0CLR	TECXCLR				-	-
P1.6 - 11 <sup>(1)</sup>	P1.6 - 15 <sup>(1)</sup>	TD0.0	CCI0A				P1.6 - 11 <sup>(1)</sup>	P1.6 - 15 <sup>(1)</sup>
P3.2 - 29	P3.2 - 33	TD0.0	CCI0B				P2.4 - 19	P2.4 - 23
-	-	V <sub>SS</sub>	GND	CCR0	CCR0 TD0	TD0	ADC10_A (internal) ADC10SHSx = 010b (2)	ADC10_A (internal) ADC10SHSx = 010b <sup>(2)</sup>
-	-	$V_{CC}$	$V_{CC}$			-	•	
P2.5 - 20	P2.5 - 24	TEC0FLT0	TECXFLT0				-	-
P1.7 - 12 <sup>(1)</sup>	P1.7 - 16 <sup>(1)</sup>	TD0.1	CCI1A				P1.7 - 12 <sup>(1)</sup>	P1.7 - 16 <sup>(1)</sup>
CBOUT (internal)	CBOUT (internal)	TD0.1	CCI1B				PJ.6 - 28	PJ.6 - 32
-	-	$V_{SS}$	GND				P2.5 - 20	P2.5 - 24
-	ı	V <sub>CC</sub>	V <sub>CC</sub>	CCR1 TD1	TD1	ADC10_A (internal) ADC10SHSx = 011b (2)	ADC10_A (internal) ADC10SHSx = 011b (2)	
P2.6 - 21	P2.6 - 20	TEC0FLT1	TECXFLT1				-	-
P2.0 - 13 <sup>(1)</sup>	P2.0 - 17 <sup>(1)</sup>	TD0.2	CCI2A				P2.0 - 13 <sup>(1)</sup>	P2.0 - 17 <sup>(1)</sup>
ACLK (internal)	ACLK (internal)	TD0.2	CCI2B				P2.6 - 21	P2.6 - 25
	-	V <sub>SS</sub>	GND	CCR2	TD2	TD2	-	-
-	=	V <sub>CC</sub>	V <sub>CC</sub>				-	-
P2.4 - 19	P2.4 - 23	TEC0FLT2	TECXFLT2			-	-	

<sup>(1)</sup> Pins P1.6 for TD0.0, P1.7 for TD0.1, and P2.0 for TD0.2 are optimized for matching.

<sup>(2)</sup> The ADC10\_A trigger is available on MSP430F51x2 devices.



#### TD1

TD1 is a 16-bit timer/counter with three capture/compare registers supporting up to 256-MHz / 4-ns resolution. TD1 can support multiple capture/compares, PWM outputs, and interval timing. TD1 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers. External fault inputs as well as a external timer counter clear is supported along with interrupt flags from the TEC0 module.

**Table 14. TD1 Signal Connections** 

INPUT PIN	NUMBER	DE1/10E	MODULE		MODILLE	DEVICE	OUTPUT PI	N NUMBER
RSB (40-PIN QFN)	DA (38-PIN TSSOP)	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	OUTPUT SIGNAL	RSB (40-PIN QFN)	DA (38-PIN TSSOP)
PJ.6 - 28	PJ.6 - 32	TD1CLK	TDCLK				-	-
ACLK (internal)	ACLK	ACLK	ACLK				-	-
SMCLK( internal)	SMCLK	SMCLK	SMCLK	Timer	NA	NA	-	-
PJ.6 - 28	PJ.6 - 32	TD1CLK	TDCLK				-	-
-	-	from TD0 (internal)	CLK0					
P2.7 - 22	P2.7 - 26	TEC1CLR	TECxCLR				-	-
P2.1 - 14 <sup>(1)</sup>	P2.1 - 18 <sup>(1)</sup>	TD1.0	CCI0A				P2.1 - 14 <sup>(1)</sup>	P2.1 - 18 <sup>(1)</sup>
-	-	TD1.0	CCI0B			TD0	P2.7 - 22	P2.7 - 26
-	-	V <sub>SS</sub>	GND	CCR0	TD0		-	-
-	-	V <sub>CC</sub>	V <sub>CC</sub>				-	-
P3.1 - 24	P3.1 - 28	TEC1FLT0	TECXFLT0				-	-
P2.2 - 15 <sup>(1)</sup>	P2.2 - 19 <sup>(1)</sup>	TD1.1	CCI1A				P2.2 - 15 <sup>(1)</sup>	P2.2 - 19 <sup>(1)</sup>
CBOUT (internal)	CBOUT (internal)	TD1.1	CCI1B				P3.0 - 23	P3.0 - 27
-	-	V <sub>SS</sub>	GND	CCR1	TD1	TD1	-	-
-	-	V <sub>CC</sub>	V <sub>CC</sub>				-	-
P2.7 - 22	P2.7 - 26	TEC1FLT1	TECXFLT1				-	-
P2.3 - 16 <sup>(1)</sup>	P2.3 - 20 <sup>(1)</sup>	TD1.2	CCI2A				P2.3 - 16 <sup>(1)</sup>	P2.3 - 20 <sup>(1)</sup>
ACLK (internal)	ACLK (internal)	TD1.2	CCI2B	CCR2			P3.1 - 24	P3.1 - 28
-	-	V <sub>SS</sub>	GND		TD2	TD2	-	
-	-	V <sub>CC</sub>	V <sub>CC</sub>				-	-
P3.0 - 23	P3.0 - 27	TEC1FLT2	TECXFLT2				-	-

<sup>(1)</sup> Pins P2.1 for TD1.0, P2.2 for TD1.1, and P2.3 for TD1.2 are optimized for matching.



### Comparator\_B

The primary function of the Comparator\_B module is to support precision slope analog-to-digital conversions, battery voltage supervision, and monitoring of external analog signals.

#### ADC10 A (MSP430F51x2 Only)

The ADC10\_A module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and a conversion result buffer. A window comparator with a lower and upper limit allows CPU independent result monitoring with three window comparator interrupt flags.

#### **CRC16**

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

#### **REF Voltage Reference**

The reference module (REF) is responsible for generation of all critical reference voltages that can be used by the various analog peripherals in the device.

#### **Embedded Emulation Module (EEM) (S Version)**

The Embedded Emulation Module (EEM) supports real-time in-system debugging. The S version of the EEM implemented on all devices has the following features:

- · Three hardware triggers or breakpoints on memory access
- · One hardware trigger or breakpoint on CPU register write access
- Up to four hardware triggers can be combined to form complex triggers or breakpoints
- · One cycle counter
- · Clock control on module level



# Peripheral File Map

# Table 15. Peripherals

MODULE NAME	BASE ADDRESS	OFFSET ADDRESS RANGE
Special Functions (see Table 16)	0100h	000h-01Fh
PMM (see Table 17)	0120h	000h-00Fh
Flash Control (see Table 18)	0140h	000h-00Fh
CRC16 (see Table 19)	0150h	000h-007h
RAM Control (see Table 20)	0158h	000h-001h
Watchdog (see Table 21)	015Ch	000h-001h
UCS (see Table 22)	0160h	000h-01Fh
SYS (see Table 23)	0180h	000h-01Fh
Shared Reference (see Table 24)	01B0h	000h-001h
Port Mapping Control (see Table 25)	01C0h	000h-007h
Port Mapping Port P1 (see Table 26)	01C8h	000h-007h
Port Mapping Port P2 (see Table 27)	01D0h	000h-007h
Port Mapping Port P3 (see Table 28)	01D8h	000h-007h
Port P1, P2 (see Table 29)	0200h	000h-01Fh
Port P3 (see Table 30)	0220h	000h-01Fh
Port PJ (see Table 31)	0320h	000h-01Fh
TA0 (see Table 32)	03C0h	000h-03Fh
32-Bit Hardware Multiplier (see Table 33)	04C0h	000h-02Fh
DMA General Control (see Table 34)	0500h	000h-00Fh
DMA Channel 0 (see Table 35)	0500h	010h-00Ah
DMA Channel 1 (see Table 36)	0500h	020h-00Ah
DMA Channel 2 (see Table 37)	0500h	030h-00Ah
USCI_A0 (see Table 38)	05C0h	000h-01Fh
USCI_B0 (see Table 38)	05E0h	000h-01Fh
ADC10_A (see Table 40) (MSP430F51x2 only)	0740h	000h-01Fh
Comparator_B (see Table 41)	08C0h	000h-00Fh
TD0 (see Table 42)	0B00h	000h-03Fh
TEC0 (see Table 44)	0C00h	000h-007h
TD1 (see Table 43)	0B40h	000h-03Fh
TEC1 (see Table 45)	0C20h	000h-007h



# Table 16. Special Function Registers (Base Address: 0100h)

REGISTER DESCRIPTION	REGISTER	OFFSET
SFR interrupt enable	SFRIE1	00h
SFR interrupt flag	SFRIFG1	02h
SFR reset pin control	SFRRPCR	04h

# Table 17. PMM Registers (Base Address: 0120h)

REGISTER DESCRIPTION	REGISTER	OFFSET
PMM Control 0	PMMCTL0	00h
PMM control 1	PMMCTL1	02h
SVS high side control	SVSMHCTL	04h
SVS low side control	SVSMLCTL	06h
PMM interrupt flags	PMMIFG	0Ch
PMM interrupt enable	PMMIE	0Eh
PMM Power Mode 5 control register 0	PMM5CTL0	10h

### Table 18. Flash Control Registers (Base Address: 0140h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Flash control 1	FCTL1	00h
Flash control 3	FCTL3	04h
Flash control 4	FCTL4	06h

# Table 19. CRC16 Registers (Base Address: 0150h)

REGISTER DESCRIPTION	REGISTER	OFFSET
CRC data input	CRC16DI	00h
CRC result	CRC16INIRES	04h

# Table 20. RAM Control Registers (Base Address: 0158h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RAM control 0	RCCTL0	00h

### Table 21. Watchdog Registers (Base Address: 015Ch)

REGISTER DESCRIPTION	REGISTER	OFFSET
Watchdog timer control	WDTCTL	00h

### Table 22. UCS Registers (Base Address: 0160h)

REGISTER DESCRIPTION	REGISTER	OFFSET
UCS control 0	UCSCTL0	00h
UCS control 1	UCSCTL1	02h
UCS control 2	UCSCTL2	04h
UCS control 3	UCSCTL3	06h
UCS control 4	UCSCTL4	08h
UCS control 5	UCSCTL5	0Ah
UCS control 6	UCSCTL6	0Ch
UCS control 7	UCSCTL7	0Eh
UCS control 8	UCSCTL8	10h



### Table 23. SYS Registers (Base Address: 0180h)

REGISTER DESCRIPTION	REGISTER	OFFSET
System control	SYSCTL	00h
Bootstrap loader configuration area	SYSBSLC	02h
JTAG mailbox control	SYSJMBC	06h
JTAG mailbox input 0	SYSJMBI0	08h
JTAG mailbox input 1	SYSJMBI1	0Ah
JTAG mailbox output 0	SYSJMBO0	0Ch
JTAG mailbox output 1	SYSJMBO1	0Eh
Bus Error vector generator	SYSBERRIV	18h
User NMI vector generator	SYSUNIV	1Ah
System NMI vector generator	SYSSNIV	1Ch
Reset vector generator	SYSRSTIV	1Eh

### Table 24. Shared Reference Registers (Base Address: 01B0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Shared reference control	REFCTL	00h

## Table 25. Port Mapping Controller (Base Address: 01C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port mapping password register	PMAPPWD	00h
Port mapping control register	PMAPCTL	02h

# Table 26. Port Mapper for Port P1 (Base Address: 01C8h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P1.0 mapping register	P1MAP0	00h
Port P1.1 mapping register	P1MAP1	01h
Port P1.2 mapping register	P1MAP2	02h
Port P1.3 mapping register	P1MAP3	03h
Port P1.4 mapping register	P1MAP4	04h
Port P1.5 mapping register	P1MAP5	05h
Port P1.6 mapping register	P1MAP6	06h
Port P1.7 mapping register	P1MAP7	07h

# Table 27. Port Mapper for Port P2 (Base Address: 01D0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P2.0 mapping register	P2MAP0	00h
Port P2.1 mapping register	P2MAP2	01h
Port P2.2 mapping register	P2MAP2	02h
Port P2.3 mapping register	P2MAP3	03h
Port P2.4 mapping register	P2MAP4	04h
Port P2.5 mapping register	P2MAP5	05h
Port P2.6 mapping register	P2MAP6	06h
Port P2.7 mapping register	P2MAP7	07h



# Table 28. Port Mapper for Port P3 (Base Address: 01D8h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P3.0 mapping register	P3MAP0	00h
Port P3.1 mapping register	P3MAP1	01h
Port P3.2 mapping register	P3MAP2	02h
Port P3.3 mapping register	P3MAP3	03h
Port P3.4 mapping register	P3MAP4	04h
Port P3.5 mapping register	P3MAP5	05h
Port P3.6 mapping register	P3MAP6	06h
Port P3.7 mapping register	P3MAP7	07h

# Table 29. Port Registers Port P1, P2 (Base Addresses: 0200h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P1 input	P1IN	00h
Port P1 output	P1OUT	02h
Port P1 direction	P1DIR	04h
Port P1 pullup/pulldown enable	P1REN	06h
Port P1 drive strength	P1DS	08h
Port P1 selection	P1SEL	0Ah
Port P1 interrupt vector word	P1IV	0Eh
Port P1 interrupt edge select	P1IES	18h
Port P1 interrupt enable	P1IE	1Ah
Port P1 interrupt flag	P1IFG	1Ch
Port P2 input	P2IN	01h
Port P2 output	P2OUT	03h
Port P2 direction	P2DIR	05h
Port P2 pullup/pulldown enable	P2REN	07h
Port P2 drive strength	P2DS	09h
Port P2 selection	P2SEL	0Bh
Port P2 interrupt vector word	P2IV	1Eh
Port P2 interrupt edge select	P2IES	19h
Port P2 interrupt enable	P2IE	1Bh
Port P2 interrupt flag	P2IFG	1Dh

# Table 30. Port Registers P3 (Base Addresses: 0220h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P3 input	P3IN	00h
Port P3 output	P3OUT	02h
Port P3 direction	P3DIR	04h
Port P3 pullup/pulldown enable	P3REN	06h
Port P3 drive strength	P3DS	08h
Port P3 selection	P3SEL	0Ah



# Table 31. Port Registers PJ (Base Addresses: 0320h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port PJ input	PJIN	00h
Port PJ output	PJOUT	02h
Port PJ direction	PJDIR	04h
Port PJ pullup/pulldown enable	PJREN	06h
Port PJ drive strength	PJDS	08h
Port PJ selection	PJSEL	0Ah

# Table 32. TA0 Registers (Base Address: 03C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA0 control	TA0CTL	00h
Capture/compare control 0	TA0CCTL0	02h
Capture/compare control 1	TA0CCTL1	04h
Capture/compare control 2	TA0CCTL2	06h
TA0 counter register	TA0R	10h
Capture/compare register 0	TA0CCR0	12h
Capture/compare register 1	TA0CCR1	14h
Capture/compare register 2	TA0CCR2	16h
TA0 expansion register 0	TA0EX0	20h
TA0 interrupt vector	TAOIV	2Eh

# Table 33. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
16-bit operand 1 – multiply	MPY	00h
16-bit operand 1 – signed multiply	MPYS	02h
16-bit operand 1 – multiply accumulate	MAC	04h
16-bit operand 1 – signed multiply accumulate	MACS	06h
16-bit operand 2	OP2	08h
16 x 16 result low word	RESLO	0Ah
16 x 16 result high word	RESHI	0Ch
16 x 16 sum extension register	SUMEXT	0Eh
32-bit operand 1 – multiply low word	MPY32L	10h
32-bit operand 1 – multiply high word	MPY32H	12h
32-bit operand 1 – signed multiply low word	MPYS32L	14h
32-bit operand 1 – signed multiply high word	MPYS32H	16h
32-bit operand 1 – multiply accumulate low word	MAC32L	18h
32-bit operand 1 – multiply accumulate high word	MAC32H	1Ah
32-bit operand 1 – signed multiply accumulate low word	MACS32L	1Ch
32-bit operand 1 – signed multiply accumulate high word	MACS32H	1Eh
32-bit operand 2 – low word	OP2L	20h
32-bit operand 2 – high word	OP2H	22h
32 × 32 result 0 – least significant word	RES0	24h
32 x 32 result 1	RES1	26h
32 x 32 result 2	RES2	28h
32 × 32 result 3 – most significant word	RES3	2Ah
MPY32 control register 0	MPY32CTL0	2Ch



# Table 34. DMA General Control (Base Address: 0500h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA module control 0	DMACTL0	00h
DMA module control 1	DMACTL1	02h
DMA module control 2	DMACTL2	04h
DMA module control 3	DMACTL3	06h
DMA module control 4	DMACTL4	08h
DMA interrupt vector	DMAIV	0Eh

### Table 35. DMA Channel 0 (Base Address: 0510h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA channel 0 control	DMA0CTL	00h
DMA channel 0 source address low	DMA0SAL	02h
DMA channel 0 source address high	DMA0SAH	04h
DMA channel 0 destination address low	DMA0DAL	06h
DMA channel 0 destination address high	DMA0DAH	08h
DMA channel 0 transfer size	DMA0SZ	0Ah

# Table 36. DMA Channel 1 (Base Address: 0520h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA channel 1 control	DMA1CTL	00h
DMA channel 1 source address low	DMA1SAL	02h
DMA channel 1 source address high	DMA1SAH	04h
DMA channel 1 destination address low	DMA1DAL	06h
DMA channel 1 destination address high	DMA1DAH	08h
DMA channel 1 transfer size	DMA1SZ	0Ah

# Table 37. DMA Channel 2 (Base Address: 0530h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA channel 2 control	DMA2CTL	00h
DMA channel 2 source address low	DMA2SAL	02h
DMA channel 2 source address high	DMA2SAH	04h
DMA channel 2 destination address low	DMA2DAL	06h
DMA channel 2 destination address high	DMA2DAH	08h
DMA channel 2 transfer size	DMA2SZ	0Ah



# Table 38. USCIO\_A Registers (Base Address: 05C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 0	UCA0CTL0	01h
USCI control 1	UCA0CTL1	00h
USCI baud rate 0	UCA0BR0	06h
USCI baud rate 1	UCA0BR1	07h
USCI modulation control	UCA0MCTL	08h
USCI status	UCA0STAT	0Ah
USCI receive buffer	UCA0RXBUF	0Ch
USCI transmit buffer	UCA0TXBUF	0Eh
USCI LIN control	UCA0ABCTL	10h
USCI IrDA transmit control	UCA0IRTCTL	12h
USCI IrDA receive control	UCA0IRRCTL	13h
USCI interrupt enable	UCA0IE	1Ch
USCI interrupt flags	UCA0IFG	1Dh
USCI interrupt vector word	UCA0IV	1Eh

# Table 39. USCI0\_B Registers (Base Address: 05E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 0	UCB0CTL0	00h
USCI synchronous control 1	UCB0CTL1	01h
USCI synchronous bit rate 0	UCB0BR0	06h
USCI synchronous bit rate 1	UCB0BR1	07h
USCI synchronous status	UCB0STAT	0Ah
USCI synchronous receive buffer	UCB0RXBUF	0Ch
USCI synchronous transmit buffer	UCB0TXBUF	0Eh
USCI I2C own address	UCB0I2COA	10h
USCI I2C slave address	UCB0I2CSA	12h
USCI interrupt enable	UCB0IE	1Ch
USCI interrupt flags	UCB0IFG	1Dh
USCI interrupt vector word	UCB0IV	1Eh

# Table 40. ADC10\_A Registers (MSP430F51x2 Devices Only) (Base Address: 0740h)

REGISTER DESCRIPTION	REGISTER	OFFSET
ADC10_A Control register 0	ADC10CTL0	00h
ADC10_A Control register 1	ADC10CTL1	02h
ADC10_A Control register 2	ADC10CTL2	04h
ADC10_A Window Comparator Low Threshold	ADC10LO	06h
ADC10_A Window Comparator High Threshold	ADC10HI	08h
ADC10_A Memory Control Register 0	ADC10MCTL0	0Ah
ADC10_A Conversion Memory Register	ADC10MEM0	12h
ADC10_A Interrupt Enable	ADC10IE	1Ah
ADC10_A Interrupt Flags	ADC10IGH	1Ch
ADC10_A Interrupt Vector Word	ADC10IV	1Eh



# Table 41. Comparator\_B Registers (Base Address: 08C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Comparator_B control register 0	CBCTL0	00h
Comparator_B control register 1	CBCTL1	02h
Comparator_B control register 2	CBCTL2	04h
Comparator_B control register 3	CBCTL3	06h
Comparator_B interrupt register	CBINT	0Ch
Comparator_B interrupt vector word	CBIV	0Eh

# Table 42. TD0 Registers (Base Address: 0B00h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TD0 Control 0	TD0CTL0	00h
TD0 Control 1	TD0CTL1	02h
TD0 Control 2	TD0CTL2	04h
TD0 Counter Register	TD0R	06h
Capture/compare control 0	TD0CCTL0	08h
Capture/compare register 0	TD0CCR0	0Ah
Capture/compare Latch 0	TD0CL0	0Ch
Capture/compare control 1	TD0CCTL1	0Eh
Capture/compare register 1	TD0CCR1	10h
Capture/compare Latch 1	TD0CL1	12h
Capture/compare control 2	TD0CCTL2	14h
Capture/compare register 2	TD0CCR2	16h
Capture/compare Latch 2	TD0CL2	18h
TD0 High-Resolution Control 0	TD0HCTL0	38h
TD0 High-Resolution Control 1	TD0HCTL1	3Ah
TD0 High-Resolution Interrupt	TD0HINT	3Ch
TD0 Interrupt Vector	TD0IV	3Eh

# Table 43. TD1 Registers (Base Address: 0B40h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TD1 Control 0	TD1CTL0	00h
TD1 Control 1	TD1CTL1	02h
TD1 Control 2	TD1CTL2	04h
TD1 Counter Register	TD1R	06h
Capture/compare control 0	TD1CCTL0	08h
Capture/compare register 0	TD1CCR0	0Ah
Capture/compare Latch 0	TD1CL0	0Ch
Capture/compare control 1	TD1CCTL1	0Eh
Capture/compare register 1	TD1CCR1	10h
Capture/compare Latch 1	TD1CL1	12h
Capture/compare control 2	TD1CCTL2	14h
Capture/compare register 2	TD1CCR2	16h
Capture/compare Latch 2	TD1CL2	18h
TD1 High-Resolution Control 0	TD1HCTL0	38h
TD1 High-Resolution Control 1	TD1HCTL1	3Ah
TD1 High-Resolution Interrupt	TD1HINT	3Ch
TD1 Interrupt Vector	TD1IV	3Eh



# Table 44. TEC0 Registers (Base Address: 0C00h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Timer Event Control 0 External Control 0	TEC0CTL0	00h
Timer Event Control 0 External Control	TEC0CTL1	02h
Timer Event Control 0 External Control	TEC0CTL2	04h
Timer Event Control 0 Status	TEC0STA	06h
Timer Event Control 0 External Interrupt	TEC0XINT	08h
Timer Event Control 0 External Interrupt Vector	TEC0IV	0Ah

# Table 45. TEC1 Registers (Base Address: 0C20h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Timer Event Control 1 External Control 0	TEC1CTL0	00h
Timer Event Control 1 External Control	TEC1CTL1	02h
Timer Event Control 1 External Control	TEC1CTL2	04h
Timer Event Control 1 Status	TEC1STA	06h
Timer Event Control 1 External Interrupt	TEC1XINT	08h
Timer Event Control 1 External Interrupt Vector	TEC1IV	0Ah



# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

Voltage V <sub>CC</sub> applied at DVCC to DVSS	-0.3 V to 4.1 V
Voltage V <sub>IO</sub> applied at VIO to DVSS	–0.3 V to 6.1 V
Voltage applied to any pin (excluding VCORE) <sup>(2)</sup>	-0.3 V to V <sub>CC</sub> + 0.3 V
Diode current at any device pin	±2 mA
Storage temperature range, T <sub>stg</sub>	−55°C to 150°C
Maximum operating junction temperature, T <sub>J</sub>	95°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages referenced to V<sub>SS</sub>. V<sub>CORE</sub> is for internal device usage only. No external DC loading or voltage should be applied.

## **Thermal Packaging Characteristics**

	Junction-to-ambient thermal resistance, still air	Low K board (IECDE1 3)	QFN (RSB)	87°C/W
		Low-K board (JESD51-3)	TSSOP (DA)	109°C/W
$\theta_{JA}$		High-K board (JESD51-7)	QFN (RSB)	35°C/W
			TSSOP (DA)	69°C/W
0	Junction-to-case thermal resistance		QFN (RSB)	36°C/W
$\theta_{JC}$			TSSOP (DA)	19°C/W

www.ti.com

### **Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT	
		PMMCOREVx = 0	1.8		3.6	V	
\ /	Supply voltage during program execution and flash	PMMCOREVx = 0, 1	2.0		3.6	V	
V <sub>CC</sub>	programming $V(AVCC) = V(DVCC) = V_{CC}^{(1)(2)}$	PMMCOREVx = 0, 1, 2	2.2		3.6	V	
	, , ,	PMMCOREVx = 0, 1, 2, 3	2.4		3.6	V	
V <sub>IO</sub>	Supply voltage of pins P1.6, P1.7, P2.0 to P2.7, P3.0, and	P3.1 supplied by VIO <sup>(3)</sup>	1.8		5.5	V	
$V_{SS}$	Supply voltage $V(AVSS) = V(DVSS) = V_{SS}$		0		>		
T <sub>A</sub>	Operating free-air temperature	-40		85	°C		
TJ	Operating junction temperature	-40		85	°C		
C(VCORE)	Recommended capacitor at VCORE		470		nF		
C(DVCC)/ C(VCORE)	Capacitor ratio of DVCC to VCORE						
,		PMMCOREVx = 0, 1.8 V $\leq$ V <sub>CC</sub> $\leq$ 3.6 V (default condition)	0		12		
f <sub>SYSTEM</sub>	Processor frequency (maximum MCLK frequency) (4) (5)	PMMCOREVx = 1, 2.0 V $\leq$ V <sub>CC</sub> $\leq$ 3.6 V	0		16	MHz	
OTOTEM	(see Figure 1)	PMMCOREVx = 2, 2.2 V $\leq$ V <sub>CC</sub> $\leq$ 3.6 V	0		20		
		PMMCOREVx = 3, 2.4 V $\leq$ V <sub>CC</sub> $\leq$ 3.6 V	0		25	Ī	
P <sub>INT</sub>	Internal power dissipation		V <sub>CC</sub>	x I(DVC	C)	W	
P <sub>IO</sub>	I/O power dissipation of the I/O pins powered by DVCC			(V <sub>CC</sub> - V <sub>IOH</sub> ) x I <sub>IOH</sub> + V <sub>IOL</sub> x I <sub>IOL</sub>			
P <sub>IO5</sub>	I/O power dissipation of the I/O pins powered by VIO			(V <sub>IO</sub> - V <sub>IOH5</sub> ) x I <sub>IOH5</sub> + V <sub>IOL5</sub> x I <sub>IOL5</sub>			
P <sub>MAX</sub>	Maximum allowed power dissipation, $P_{MAX} > P_{IO} + P_{IO5} + F_{IO5}$	(T,	<sub>J</sub> - T <sub>A</sub> )/θ <sub>J</sub> ,	A	W		

<sup>(1)</sup> It is recommended to power AVCC and DVCC from the same source. A maximum difference of 0.3 V between V(AVCC) and V(DVCC) can be tolerated during power up and operation.


<sup>(2)</sup> The minimum supply voltage is defined by the supervisor SVS levels when it is enabled. See the PMM, SVS High Side threshold parameters for the exact values and further details.

<sup>(3)</sup> It is recommended to power DVCC and AVCC prior to DVIO. At DVCC and AVCC voltages higher than 1.8 V, the maximum difference of 0.3 V between DVIO and DVCC and AVCC can be exceeded.

<sup>(4)</sup> The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse duration of the specified maximum frequency.

<sup>(5)</sup> Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.





The numbers within the fields denote the supported PMMCOREVx settings.

Figure 1. Frequency vs Supply Voltage



#### **Electrical Characteristics**

# Active Mode Supply Current Into V<sub>CC</sub> Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	J		PMM				FREQUE	NCY (f <sub>DC</sub>	o = f <sub>MCLK</sub>	= f <sub>SMCLK</sub> )								
PARAMETER	EXECUTION MEMORY	V <sub>cc</sub>	$v_{cc}$	CORE	1 N	ИHz	8 N	ИHz	12	MHz	20	MHz	25	MHz	UNIT			
			Vx	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX					
			0	0.24	0.27	1.48	1.60	-	-	-	-	-	-					
	Flash	Flash 3 V	Flash 3 V	h Flash 3 V	Flash 3 V	Flash 2.V	1	0.26	-	1.66	-	2.48	2.7	-	-	-	-	A
I <sub>AM, Flash</sub>						3 V	2	0.28	-	1.83	-	2.72	-	4.50	4.8	-	-	mA
				3	0.28	-	1.83	-	2.66	-	4.40	-	5.60	6.15				
				0	0.17	0.2	0.89	0.97	-	-	-	-	-	-				
	RAM	3 V	1	0.18	-	1.00	-	1.49	1.62	-	-	-	-	A				
I <sub>AM, RAM</sub>	KAM	3 V	2	0.20	-	1.14	-	1.68	-	2.75	3.0	-	-	mA				
			3	0.20	-	1.20	-	1.78	-	2.92	-	3.64	4.0					

# Low-Power Mode Supply Currents (Into V<sub>CC</sub>) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1) (2)

			PMM	-4	0°C	25°C		60°C		85°C		
	PARAMETER	V <sub>cc</sub>	CORE Vx	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	UNIT
1	Law namer made 0	2.2 V	0	82	90	85	90	87	95	85	100	
LPM0, 1MHz	Low-power mode 0	3 V	3	88	100	85	100	90	104	88	104	μA
	l 0	2.2 V	0	10	12.5	10	12	10	12.5	12.5	13	
I <sub>LPM2</sub>	Low-power mode 2	3 V	3	9	11.5	11	13	11	15	12	14	μA
		2.2 V	0	1.7	-	1.8	2.0	2.5	-	3.5	6.0	
	Low-power mode 3,  CT1LF crystal mode	3 V	0	2.0	-	2.0	2.2	3.0	-	3.7	6.0	Ī
		2.2 V	4	1.8	-	1.9	-	2.5	-	4.0	-	1
		3 V	1	2.1	-	2.2	-	2.5	-	4.0	-	
I <sub>LPM3</sub> , XT1LF		2.2 V		1.8	-	2.0	-	2.5	-	4.2	-	μA
		3 V	2	2.0	-	2.2	-	2.8	-	4.2	-	
		2.2 V	0	1.9	-	2.0	2.5	2.9	-	4.8	6.5	
		3 V	3	2.1	-	2.2	2.5	3.0	-	5.2	7.0	
		2.2 V	0	1.0	-	1.0	1.25	1.6	-	3.5	4.5	
		3 V		1.1	-	1.2	1.4	1.5	-	3.6	5.0	
		2.2 V		1.0	-	1.1	-	1.8	-	3.0	-	1
	Low-power mode 3,	3 V	1	1.3	-	1.1	-	2.0	-	3.2	-	
I <sub>LPM3, VLO</sub>	VLO mode	2.2 V		1.1	-	1.1	-	1.8	-	3.1	-	μA
		3 V	2	1.1	-	1.2	-	2.0	-	3.2	-	Ī
		2.2 V		1.1	-	1.1	1.4	1.9	-	3.5	5.0	Ī
		3 V	3	1.1	-	1.2	1.5	2.1	-	4.0	5.2	Ī
			0	0.8	-	0.9	1.3	1.4	-	3.5	4.7	
		0.14	1	0.8	-	1.0	-	1.4	-	3.5	-	1
I <sub>LPM4</sub>	Low-power mode 4	3 V	2	0.8	-	1.0	-	1.5	-	3.6	-	μA
			3	0.9	-	1.0	1.3	1.6	-	3.6	5.0	1
	Low-power mode 4.5	2.2 V	х	0.06	-	0.20	0.26	0.33	-	0.60	0.9	<b>+</b> •
I <sub>LPM4.5</sub>		3 V	х	0.07	-	0.25	25 0.29 0.37 - 0.77 0.9 μA					

All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current. DVIO = DVCC = AVCC. The currents are characterized with a Micro Crystal MS1V-T1K SMD crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 9 pF.



# Schmitt-Trigger Inputs – General Purpose I/O (P1.0 to P1.5, P3.2 to P3.7, and PJ.0 to PJ.6)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
\/	Positive-going input threshold voltage		1.8 V	0.80		1.40	V
V <sub>IT+</sub>	Fositive-going input tilleshold voltage		3 V	1.50		2.10	V
V	Negative-going input threshold voltage		1.8 V	0.45		1.00	V
$V_{IT-}$			3 V	0.75		1.65	V
\/	Input voltage hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )		1.8 V	0.3		8.0	V
$V_{hys}$			3 V	0.4		1.0	V
R <sub>Pull</sub>	Pullup/pulldown resistor	For pullup: $V_{IN} = V_{SS}$ For pulldown: $V_{IN} = V_{CC}$		20	35	50	kΩ
C <sub>I</sub>	Input capacitance	$V_{IN} = V_{SS}$ or $V_{CC}$			5		pF

#### Schmitt-Trigger Inputs - General Purpose I/O (P1.6 and P1.7, P2.0 to P2.7, and P3.0 and P3.1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>IO</sub>	MIN	TYP	MAX	UNIT
			1.8 V	0.80		1.40	
$V_{\text{IT+}}$	Positive-going input threshold voltage		3 V	1.20		2.00	V
			5 V	2.10		2.50	ĺ
			1.8 V	0.45		0.90	
$V_{\text{IT-}}$	Negative-going input threshold voltage		3 V	0.75		1.30	V
			5 V	1.10		1.60	ĺ
			1.8 V	0.27		0.45	
$V_{\text{hys}}$	Input voltage hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )		3 V	0.45		0.65	V
			5 V	0.9		1.2	ĺ
R <sub>Pull</sub>	Pullup/pulldown resistor	For pullup: $V_{IN} = V_{SS}$ For pulldown: $V_{IN} = V_{CC}$		20	35	50	kΩ
C <sub>I</sub>	Input capacitance	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>			5		pF

### Inputs - Ports P1 and P2(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> or V <sub>IO</sub>	MIN	MAX	UNIT
	External interrupt timing <sup>(2)</sup>	Port P1.0 to P1.5, External trigger pulse duration to set interrupt flag	1.8 V to 3.6 V	20		20
t(int)	External interrupt tiffling 47	Port P1.6 and P1.7, and P2.0 to P2.7, External trigger pulse duration to set interrupt flag	1.8 V to 5 V	25		ns

<sup>(1)</sup> Some devices may contain additional ports with interrupts. See the block diagram and terminal function descriptions.

### Leakage Current - General Purpose I/O

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARA	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT	
, High-impedance	Port P1.0 to P1.5, P3.0 to P3.7, PJ.0 to PJ.6	(1) (2)	1.8 V to 3.6 V		±1	±50	~^
I <sub>lkg(Px.y)</sub> leakage current	riigir irripedarioe	(., (-)	1.8 V to 5 V		±1	±50	nA

<sup>(1)</sup> The leakage current is measured with V<sub>SS</sub> or V<sub>CC</sub> applied to the corresponding pin(s), unless otherwise noted.

<sup>(2)</sup> An external signal sets the interrupt flag every time the minimum interrupt pulse duration t<sub>(int)</sub> is met. It may be set by trigger signals shorter than t<sub>(int)</sub>.

<sup>(2)</sup> The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.



### Outputs - Ports P1 to P3, PJ (Full Drive Strength, P1.0 to P1.5, P3.2 to P3.7, PJ.0 to PJ.6)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	MAX	UNIT
		$I_{(OHmax)} = -3 \text{ mA}^{(1)}$	1.8 V	V <sub>CC</sub> - 0.25	V <sub>CC</sub>	
V <sub>OH</sub> Hig	Lligh level cutout valtage	evel output voltage $I_{\text{(OHmax)}} = -10 \text{ mA}^{(2)}$ $I_{\text{(OHmax)}} = -5 \text{ mA}^{(1)}$	1.6 V	V <sub>CC</sub> - 0.60	$V_{CC}$	V
	V <sub>OH</sub> High-level output voltage		2.1/	V <sub>CC</sub> - 0.25	V <sub>CC</sub>	
		$I_{(OHmax)} = -15 \text{ mA}^{(2)}$	3 V	V <sub>CC</sub> - 0.60	V <sub>CC</sub>	Ì
		$I_{(OLmax)} = 3 \text{ mA}^{(1)}$	1.8 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.25	1
V	Low lovel output voltage	$I_{(OLmax)} = 10 \text{ mA}^{(2)}$	1.6 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.60	
V <sub>OL</sub>	Low-level output voltage	$I_{(OLmax)} = 5 \text{ mA}^{(1)}$	3 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.25	V
		I <sub>(OLmax)</sub> = 15 mA <sup>(2)</sup>	3 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.60	

<sup>(1)</sup> The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

#### Outputs - Ports P1 to P3 (Full Drive Strength, P1.6 and P1.7, P2.0 to P2.7, P3.0 and P3.1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>IO</sub>	MIN	MAX	UNIT
		$I_{(OH5max)} = -3 \text{ mA}^{(1)}$	4.0.1/	V <sub>IO</sub> - 0.25	$V_{CC}$	
		$I_{(OH5max)} = -10 \text{ mA}^{(2)}$	1.8 V	V <sub>IO</sub> - 0.60	V <sub>CC</sub>	
V	Lligh level output valte as	$I_{(OH5max)} = -5 \text{ mA}^{(1)}$	3 V	V <sub>IO</sub> - 0.25	$V^{CC}$	V
$V_{OH5}$	High-level output voltage	$I_{(OH5max)} = -15 \text{ mA}^{(2)}$	3 V	V <sub>IO</sub> - 0.60	$V_{CC}$	V
		$I_{(OH5max)} = -7 \text{ mA}^{(1)}$	5 V	V <sub>IO</sub> - 0.25	$V_{IO}$	
		$I_{(OH5max)} = -20 \text{ mA}^{(2)}$	5 V	V <sub>IO</sub> - 0.60	$V_{IO}$	
		$I_{(OL5max)} = 3 \text{ mA}^{(1)}$	1.8 V	V <sub>SS</sub>	$V_{SS} + 0.25$	
		$I_{(OL5max)} = 10 \text{ mA}^{(2)}$	1.6 V	V <sub>SS</sub>	$V_{SS} + 0.60$	
\/	Low lovel output voltage	$I_{(OL5max)} = 5 \text{ mA}^{(1)}$	3 V	V <sub>SS</sub>	$V_{SS} + 0.25$	V
V <sub>OL5</sub>	Low-level output voltage	$I_{(OL5max)} = 15 \text{ mA}^{(2)}$	3 V	V <sub>SS</sub>	$V_{SS} + 0.60$	
		$I_{(OL5max)} = 7 \text{ mA}^{(1)}$	5 V	V <sub>SS</sub>	$V_{SS} + 0.25$	
		$I_{(OL5max)} = 20 \text{ mA}^{(2)}$	5 V	V <sub>SS</sub>	$V_{SS} + 0.60$	

The maximum total current, I<sub>(OH5max)</sub> and I<sub>(OL5max)</sub>, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

### Outputs - Ports P1 to P3, PJ (Reduced Drive Strength, P1.0 to P1.5, P3.2 to P3.7, PJ.0 to PJ.6)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	MAX	UNIT
		$I_{(OHmax)} = -1 \text{ mA}^{(2)}$	1.8 V	V <sub>CC</sub> - 0.25	$V_{CC}$	
V <sub>OH</sub> High-	High lavel output valtage	$I_{(OHmax)} = -3 \text{ mA}^{(3)}$	1.6 V	V <sub>CC</sub> - 0.60	$V^{CC}$	V
		$I_{(OHmax)} = -2 \text{ mA}^{(2)}$	3 V	V <sub>CC</sub> - 0.25	$V_{CC}$	V
		$I_{(OHmax)} = -6 \text{ mA}^{(3)}$		V <sub>CC</sub> - 0.60	$V_{CC}$	
		I <sub>(OLmax)</sub> = 1 mA <sup>(2)</sup>		V <sub>SS</sub>	V <sub>SS</sub> + 0.25	
.,		I <sub>(OLmax)</sub> = 3 mA <sup>(3)</sup>	1.8 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.60	
V <sub>OL</sub>	Low-level output voltage	I <sub>(OLmax)</sub> = 2 mA <sup>(2)</sup>	2.1/	V <sub>SS</sub>	V <sub>SS</sub> + 0.25	V
		I <sub>(OLmax)</sub> = 6 mA <sup>(3)</sup>	3 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.60	

<sup>(1)</sup> Selecting reduced drive strength may reduce EMI.

<sup>(2)</sup> The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.

<sup>(2)</sup> The maximum total current, I<sub>(OH5max)</sub> and I<sub>(OL5max)</sub>, for all outputs combined should not exceed ±200 mA to hold the maximum voltage drop specified.

<sup>(2)</sup> The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

<sup>(3)</sup> The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.



# Outputs - Ports P1 to P3 (Reduced Drive Strength, P1.6 and P1.7, P2.0 to P2.7, P3.0 and P3.1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V <sub>IO</sub>	MIN	MAX	UNIT
		$I_{(OH5max)} = -1 \text{ mA}^{(2)}$	4.0.1/	V <sub>IO</sub> - 0.25	V <sub>CC</sub>	
V <sub>OH5</sub> High-level output voltage		$I_{(OH5max)} = -3 \text{ mA}^{(3)}$	1.8 V	V <sub>IO</sub> - 0.60	V <sub>CC</sub>	
	High lavel autout valtage	$I_{(OH5max)} = -2 \text{ mA}^{(2)}$	2.1/	V <sub>IO</sub> - 0.25	V <sub>CC</sub>	.,
	Hign-level output voltage	$I_{(OH5max)} = -6 \text{ mA}^{(3)}$	3 V	V <sub>IO</sub> - 0.60	V <sub>CC</sub>	- V
	$I_{(OH5max)} = -4 \text{ mA}^{(2)}$	$I_{(OH5max)} = -4 \text{ mA}^{(2)}$	5.0.1/	V <sub>IO</sub> - 0.25	V <sub>IO</sub>	
		$I_{(OL5max)} = -12 \text{ mA}^{(3)}$	5.0 V	V <sub>IO</sub> - 0.60	V <sub>IO</sub>	
		$I_{(OL5max)} = 1 \text{ mA}^{(2)}$	1.8 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.25	
		$I_{(OL5max)} = 3 \text{ mA}^{(3)}$	1.6 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.60	V
1/	Low lovel output voltoge	$I_{(OL5max)} = 2 \text{ mA}^{(2)}$	2.1/	V <sub>SS</sub>	V <sub>SS</sub> + 0.25	
V <sub>OL5</sub>	Low-level output voltage	I <sub>(OL5max)</sub> = 6 mA <sup>(3)</sup>	3 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.60	
		$I_{(OH5max)} = 4 \text{ mA}^{(2)}$	F 0 1/	V <sub>SS</sub>	V <sub>SS</sub> + 0.25	
		I <sub>(OL5max)</sub> = 12 mA <sup>(3)</sup>	5.0 V	V <sub>SS</sub>	V <sub>SS</sub> + 0.60	

- Selecting reduced drive strength may reduce EMI.
- The maximum total current, I<sub>(OH5max)</sub> and I<sub>(OL5max)</sub>, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage
- The maximum total current, I<sub>(OH5max)</sub> and I<sub>(OL5max)</sub>, for all outputs combined, should not exceed ±200 mA to hold the maximum voltage drop specified.

#### Output Frequency – Ports P1.0 to P1.5, P3.2 to P3.7, PJ.0 to PJ.6

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MAX	UNIT
	Port output frequency	PJ.0/SMCLK	V <sub>CC</sub> = 1.8 V PMMCOREVx = 0	16		MHz
t <sub>Px.y</sub>	(with load)	$C_L = 20 \text{ pF}, R_L = 1 \text{ k}\Omega^{(1)}$	V <sub>CC</sub> = 3 V PMMCOREVx = 3	25		IVIDZ
( Objects and for some one		PJ.3/ACLK PJ.0/SMCLK	V <sub>CC</sub> = 1.8 V PMMCOREVx = 0	16		MHz
†Port_CLK	Clock output frequency	PJ.1/MCLK $C_L = 20 \text{ pF}^{(2)}$	V <sub>CC</sub> = 3 V PMMCOREVx = 3	25		IVIITZ

- A resistive divider with 2  $\times$  0.5 k $\Omega$  between V<sub>CC</sub> and V<sub>SS</sub> is used as load. The output is connected to the center tap of the divider. The output voltage reaches at least 10% and 90% V<sub>CC</sub> at the specified toggle frequency.

### Output Frequency - Ports P1.6 and P1.7, P2.0 to P2.7, P3.0 and P3.1


	PARAMETER	TEST CONDITI	ONS	MIN	MAX	UNIT
			$V_{CC} = 1.8 \text{ V}, V_{IO} = 1.8 \text{ V}$ PMMCOREVx = 0	16		
f <sub>Px.y</sub>	Port output frequency (with load)	P1.6 port mapper SMCLK from P3.4 $C_L = 20$ pF, $R_L = 1$ k $\Omega^{(1)}$ $^{(2)}$	$V_{CC} = 3 \text{ V}, V_{IO} = 3 \text{ V}$ PMMCOREVx = 3	25		MHz
			$V_{CC} = 3 \text{ V}, V_{IO} = 5 \text{ V}$ PMMCOREVx = 3	25		
			$V_{CC} = 1.8 \text{ V}, V_{IO} = 1.8 \text{V}$ PMMCOREVx = 0	16		
f <sub>Port_CLK</sub>	Clock output frequency	P1.6 port mapper SMCLK from P3.4 C <sub>L</sub> = 20 pF <sup>(2)</sup>	$V_{CC} = 3 \text{ V}, V_{IO} = 3 \text{ V}$ PMMCOREVx = 3	25		MHz
			V <sub>CC</sub> = 3 V, V <sub>IO</sub> = 5 V PMMCOREVx = 3	25		


- (1) A resistive divider with  $2 \times 0.5 \text{ k}\Omega$  between  $V_{CC}$  and  $V_{SS}$  is used as load. The output is connected to the center tap of the divider. (2) The output voltage reaches at least 10% and 90%  $V_{CC}$  at the specified toggle frequency.



# Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0), Ports P1.0 to P1.5, P3.2 to P3.7, PJ.0 to PJ.6


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)






#### TYPICAL HIGH-LEVEL OUTPUT CURRENT

Figure 2.




#### TYPICAL HIGH-LEVEL OUTPUT CURRENT





# Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1), Ports P1.0 to P1.5, P3.2 to P3.7, PJ.0 to PJ.6

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)



# TYPICAL LOW-LEVEL OUTPUT CURRENT LOW-LEVEL OUTPUT VOLTAGE 24 $V_{cc} = 1.8 V$ OL - Typical Low-Level Output Current - mA Px.y $T_A = 25^{\circ}C$ 20 $T_A = 85^{\circ}C$ 16 12 8 4 0 0.0 0.5 1.0 1.5 2.0 V<sub>oL</sub> - Low-Level Output Voltage - V

Figure 7.

# TYPICAL HIGH-LEVEL OUTPUT CURRENT

Figure 6.






Figure 8.






#### Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0), Ports P1.6 and P1.7, P2.0 to P2.7, P3.0 and P3.1


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)






## TYPICAL LOW-LEVEL OUTPUT CURRENT LOW-LEVEL OUTPUT VOLTAGE 10 **DVCC = 1.8 V**


Figure 10.








# Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0), Ports P1.6 and P1.7, P2.0 to P2.7, P3.0 and P3.1 (continued)









# Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1), Ports P1.6 and P1.7, P2.0 to P2.7, P3.0 and P3.1


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)




# Figure 16.



# TYPICAL LOW-LEVEL OUTPUT CURRENT




TYPICAL HIGH-LEVEL OUTPUT CURRENT




V<sub>OH</sub> - High-Level Output Voltage - V Figure 19.



# Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1), Ports P1.6 and P1.7, P2.0 to P2.7, P3.0 and P3.1 (continued)







# Crystal Oscillator, XT1, Low-Frequency Mode

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT	
		$f_{OSC} = 32768$ Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 1, $T_A = 25^{\circ}C$			0.075			
I <sub>DVCC.LF</sub>	Differential XT1 oscillator crystal current consumption from lowest drive setting, LF mode	$\label{eq:fosc} \begin{split} f_{OSC} &= 32768 \text{ Hz, XTS} = 0,\\ \text{XT1BYPASS} &= 0, \text{XT1DRIVEx} = 2,\\ \text{T}_{A} &= 25^{\circ}\text{C} \end{split}$	3 V		0.170		μΑ	
		$\label{eq:fosc} \begin{split} &f_{OSC} = 32768 \text{ Hz, XTS} = 0,\\ &\text{XT1BYPASS} = 0, \text{XT1DRIVEx} = 3,\\ &T_{A} = 25^{\circ}\text{C} \end{split}$			0.290			
f <sub>XT1,LF0</sub>	XT1 oscillator crystal frequency, LF mode	XTS = 0, XT1BYPASS = 0		;	32768		Hz	
f <sub>XT1,LF,SW</sub>	XT1 oscillator logic-level square- wave input frequency, LF mode	XTS = 0, XT1BYPASS = 1		10 3	2.768	50	kHz	
0.4	Oscillation allowance for LF crystals	$ \begin{array}{l} XTS = 0, \\ XT1BYPASS = 0,  XT1DRIVEx = 0, \\ f_{XT1,LF} = 32768 \; Hz,  C_{L,eff} = 6 \; pF \end{array} $			210		kΩ	
OA <sub>LF</sub>		XTS = 0, XT1BYPASS = 0, $XT1DRIVEx = 1$ , $f_{XT1,LF} = 32768$ Hz, $C_{L,eff} = 12$ pF		300			11.22	
		XTS = 0, $XCAPx = 0$			2		_	
<u></u>	Integrated effective load	XTS = 0, $XCAPx = 1$			5.5			
$C_{L,eff}$	capacitance, LF mode	XTS = 0, $XCAPx = 2$			8.5		pF	
		XTS = 0, $XCAPx = 3$			12.0			
	Duty cycle, LF mode	$XTS = 0$ , Measured at ACLK, $f_{XT1,LF} = 32768 \text{ Hz}$		30		70	%	
f <sub>Fault,LF</sub>	Oscillator fault frequency, LF mode	XTS = 0		10		10000	Hz	
	Startup time I E mode	$f_{OSC} = 32768 \text{ Hz}, \text{ XTS} = 0, \\ \text{XT1BYPASS} = 0, \text{ XT1DRIVEx} = 0, \\ T_A = 25^{\circ}\text{C}, C_{L,eff} = 12 \text{ pF}$	2 V	,	1000		mc	
<sup>t</sup> START,LF	Startup time, LF mode	$ \begin{aligned} &f_{OSC} = 32768 \text{ Hz, XTS} = 0, \\ &\text{XT1BYPASS} = 0, \text{XT1DRIVEx} = 3, \\ &T_{A} = 25^{\circ}\text{C, C}_{L,eff} = 12 \text{ pF} \end{aligned} $	3 V		500		ms	



# Crystal Oscillator, XT1, High-Frequency Mode<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
		$\begin{split} f_{OSC} &= 4 \text{ MHz}, \\ \text{XTS} &= 1, \text{XOSCOFF} = 0, \\ \text{XT1BYPASS} &= 0, \text{XT1DRIVEx} = 0, \\ T_A &= 25^{\circ}\text{C} \end{split}$			200		
	Differential XT1 oscillator crystal current consumption from lowest drive setting, HF mode	$\begin{split} f_{OSC} &= 12 \text{ MHz}, \\ \text{XTS} &= 1, \text{ XOSCOFF} = 0, \\ \text{XT1BYPASS} &= 0, \text{ XT1DRIVEx} = 1, \\ T_A &= 25^{\circ}\text{C} \end{split}$			260		
IDVCC,HF		$\label{eq:fosc} \begin{split} f_{OSC} &= 20 \text{ MHz}, \\ \text{XTS} &= 1, \text{ XOSCOFF} = 0, \\ \text{XT1BYPASS} &= 0, \text{ XT1DRIVEx} = 2, \\ T_{A} &= 25^{\circ}\text{C} \end{split}$	3 V		325		μА
		$\begin{split} f_{OSC} &= 32 \text{ MHz}, \\ \text{XTS} &= 1, \text{ XOSCOFF} = 0, \\ \text{XT1BYPASS} &= 0, \text{ XT1DRIVEx} = 3, \\ T_{A} &= 25^{\circ}\text{C} \end{split}$			450		
f <sub>XT1,HF0</sub>	XT1 oscillator crystal frequency, HF mode 0	XTS = 1, XT1BYPASS = 0, $XT1DRIVEx = 0$ <sup>(2)</sup>		4		8	MHz
f <sub>XT1,HF1</sub>	XT1 oscillator crystal frequency, HF mode 1	XTS = 1, XT1BYPASS = 0, XT1DRIVEx = 1 <sup>(2)</sup>		8		16	MHz
f <sub>XT1,HF2</sub>	XT1 oscillator crystal frequency, HF mode 2	XTS = 1, XT1BYPASS = 0, XT1DRIVEx = 2 <sup>(2)</sup>		16		24	MHz
f <sub>XT1,HF3</sub>	XT1 oscillator crystal frequency, HF mode 3	XTS = 1, XT1BYPASS = 0, XT1DRIVEx = 3 <sup>(2)</sup>		24		32	MHz
f <sub>XT1,HF,SW</sub>	XT1 oscillator logic-level square- wave input frequency, HF mode	XTS = 1, XT1BYPASS = 1 <sup>(3)</sup> (2)		0.7		32	MHz
		XTS = 1, XT1BYPASS = 0, $XT1DRIVEx = 0$ , $f_{XT1,HF} = 6$ MHz, $C_{L,eff} = 15$ pF			450		
OA <sub>HF</sub>	Oscillation allowance for	$ \begin{array}{l} XTS = 1, \\ XT1BYPASS = 0, XT1DRIVEx = 1, \\ f_{XT1,HF} = 12 \text{ MHz, } C_{L,eff} = 15 \text{ pF} \end{array} $			320		kΩ
OAHF	HF crystals <sup>(4)</sup>	$ \begin{array}{l} XTS = 1, \\ XT1BYPASS = 0,  XT1DRIVEx = 2, \\ f_{XT1,HF} = 20  MHz,  C_{L,eff} = 15  pF \end{array} $			200		K\$2
		$ \begin{array}{l} XTS = 1, \\ XT1BYPASS = 0,  XT1DRIVEx = 3, \\ f_{XT1,HF} = 32  MHz,  C_{L,eff} = 15  pF \end{array} $			200		
	Startup time, HF mode	$f_{OSC}$ = 6 MHz, XTS = 1, XT1BYPASS = 0, XT1DRIVEx = 0, $T_A$ = 25°C, $C_{L,eff}$ = 15 pF	2.1/		0.5		m
START,HF		$f_{OSC}$ = 20 MHz, XTS = 1, XT1BYPASS = 0, XT1DRIVEx = 2, $T_A$ = 25°C, $C_{L,eff}$ = 15 pF	3 V		0.3		ms
$C_{L,eff}$	Integrated effective load capacitance, HF mode <sup>(5)</sup>	XTS = 1			1		pF

- (1) To improve EMI on the XT1 oscillator the following guidelines should be observed.
  - (a) Keep the traces between the device and the crystal as short as possible.
  - (b) Design a good ground plane around the oscillator pins.
  - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
  - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
  - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
  - (f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) Maximum frequency of operation of the entire device cannot be exceeded.
- (3) When XT1BYPASS is set, the VLO, REFO, XT1 circuits are automatically powered down.
- (4) Oscillation allowance is based on a safety factor of 5 for recommended crystals.
- (5) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
  - Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (6) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.



# Crystal Oscillator, XT1, High-Frequency Mode<sup>(1)</sup> (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
	Duty cycle, HF mode	XTS = 1, Measured at ACLK, $f_{XT1,HF2}$ = 20 MHz		40	50	60	%
f <sub>Fault,HF</sub>	Oscillator fault frequency, HF mode <sup>(7)</sup>	XTS = 1 <sup>(8)</sup>		30		300	kHz

<sup>(7)</sup> Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.

## Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
$f_{VLO}$	VLO frequency	Measured at ACLK	1.8 V to 3.6 V	6	9.4	14	kHz
df <sub>VLO</sub> /d <sub>T</sub>	VLO frequency temperature drift	Measured at ACLK <sup>(1)</sup>	1.8 V to 3.6 V		0.5		%/°C
df <sub>VLO</sub> /dV <sub>CC</sub>	VLO frequency supply voltage drift	Measured at ACLK <sup>(2)</sup>	1.8 V to 3.6 V		4		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40	50	60	%

<sup>(1)</sup> Calculated using the box method: (MAX(-40 to 85°C) MIN(-40 to 85°C)) / MIN(85°C (40°C)). The coefficient is negative.

## Internal Reference, Low-Frequency Oscillator (REFO)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
I <sub>REFO</sub>	REFO oscillator current consumption	T <sub>A</sub> = 25°C	1.8 V to 3.6 V		3		μΑ
	REFO frequency calibrated	Measured at ACLK	1.8 V to 3.6 V		32768		Hz
f <sub>REFO</sub>	REFO absolute tolerance calibrated	Full temperature range	1.8 V to 3.6 V			±3.5	%
	REFO absolute tolerance calibrated	T <sub>A</sub> = 25°C	3 V			±1.5	%
df <sub>REFO</sub> /d <sub>T</sub>	REFO frequency temperature drift	Measured at ACLK <sup>(1)</sup>	1.8 V to 3.6 V		0.01		%/°C
df <sub>REFO</sub> /dV <sub>CC</sub>	REFO frequency supply voltage drift	Measured at ACLK <sup>(2)</sup>	1.8 V to 3.6 V		1.0		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40	50	60	%
t <sub>START</sub>	REFO startup time	40%/60% duty cycle	1.8 V to 3.6 V		25		μs

<sup>(1)</sup> Calculated using the box method: (MAX(-40 to 85°C) MIN(-40 to 85°C)) / MIN(85°C (40°C))

<sup>(8)</sup> Measured with logic-level input frequency but also applies to operation with crystals.

<sup>(2)</sup> Calculated using the box method: (MAX(1.8 to 3.6 V) MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V 1.8 V). The coefficient is positive.

<sup>(2)</sup> Calculated using the box method: (MAX(1.8 to 3.6 V) MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V 1.8 V)



#### **DCO Frequency**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>DCO(0,0)</sub>	DCO frequency (0, 0)	DCORSELx = 0, $DCOx = 0$ , $MODx = 0$	0.07		0.20	MHz
f <sub>DCO(0,31)</sub>	DCO frequency (0, 31)	DCORSELx = 0, DCOx = 31, MODx = 0	0.70		1.70	MHz
f <sub>DCO(1,0)</sub>	DCO frequency (1, 0)	DCORSELx = 1, DCOx = 0, MODx = 0	0.15		0.38	MHz
f <sub>DCO(1,31)</sub>	DCO frequency (1, 31)	DCORSELx = 1, DCOx = 31, MODx = 0	1.47		3.45	MHz
f <sub>DCO(2,0)</sub>	DCO frequency (2, 0)	DCORSELx = 2, $DCOx = 0$ , $MODx = 0$	0.32		0.75	MHz
f <sub>DCO(2,31)</sub>	DCO frequency (2, 31)	DCORSELx = 2, DCOx = 31, MODx = 0	3.17		7.38	MHz
f <sub>DCO(3,0)</sub>	DCO frequency (3, 0)	DCORSELx = 3, DCOx = 0, MODx = 0	0.64		1.51	MHz
f <sub>DCO(3,31)</sub>	DCO frequency (3, 31)	DCORSELx = 3, DCOx = 31, MODx = 0	6.07		14.0	MHz
f <sub>DCO(4,0)</sub>	DCO frequency (4, 0)	DCORSELx = 4, DCOx = 0, MODx = 0	1.3		3.2	MHz
f <sub>DCO(4,31)</sub>	DCO frequency (4, 31)	DCORSELx = 4, DCOx = 31, MODx = 0	12.3		28.2	MHz
f <sub>DCO(5,0)</sub>	DCO frequency (5, 0)	DCORSELx = 5, DCOx = 0, MODx = 0	2.5		6.0	MHz
f <sub>DCO(5,31)</sub>	DCO frequency (5, 31)	DCORSELx = 5, DCOx = 31, MODx = 0	23.7		54.1	MHz
f <sub>DCO(6,0)</sub>	DCO frequency (6, 0)	DCORSELx = 6, DCOx = 0, MODx = 0	4.6		10.7	MHz
f <sub>DCO(6,31)</sub>	DCO frequency (6, 31)	DCORSELx = 6, DCOx = 31, MODx = 0	39.0		88.0	MHz
f <sub>DCO(7,0)</sub>	DCO frequency (7, 0)	DCORSELx = 7, DCOx = 0, MODx = 0	8.5		19.6	MHz
f <sub>DCO(7,31)</sub>	DCO frequency (7, 31)	DCORSELx = 7, DCOx = 31, MODx = 0	60		135	MHz
S <sub>DCORSEL</sub>	Frequency step between range DCORSEL and DCORSEL + 1	$S_{RSEL} = f_{DCO(DCORSEL+1,DCO)}/f_{DCO(DCORSEL,DCO)}$	1.2		2.4	ratio
S <sub>DCO</sub>	Frequency step between tap DCO and DCO + 1	$S_{DCO} = f_{DCO(DCORSEL,DCO+1)}/f_{DCO(DCORSEL,DCO)}$	1.02		1.12	ratio
	Duty cycle	Measured at SMCLK	40	50	60	%
df <sub>DCO</sub> /dT	DCO frequency temperature drift	f <sub>DCO</sub> = 1 MHz, V <sub>CORE</sub> = 1.2 V/2.0 V		0.1		%/°C
df <sub>DCO</sub> /dV <sub>CORE</sub>	DCO frequency voltage drift	f <sub>DCO</sub> = 1 MHz		1.9		%/V




Figure 22. Typical DCO frequency



# PMM, Brown-Out Reset (BOR)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

ı	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(DVCC_BOR_IT-)</sub>	BOR <sub>H</sub> on voltage, DV <sub>CC</sub> falling level	dDV <sub>CC</sub> /d <sub>t</sub> < 3 V/s			1.45	٧
V <sub>(DVCC_BOR_IT+)</sub>	BOR <sub>H</sub> off voltage, DV <sub>CC</sub> rising level	$dDV_{CC}/d_t < 3 \text{ V/s}$	0.80	1.30	1.50	V
V <sub>(DVCC_BOR_hys)</sub>	BOR <sub>H</sub> hysteresis		40		275	mV
V <sub>(VCORE_BOR_IT-)</sub>	BOR <sub>L</sub> on voltage, V <sub>CORE</sub> falling level	DV <sub>CC</sub> = 1.8 V to 3.6 V	0.69		0.87	<b>V</b>
V <sub>(VCORE_BOR_IT+)</sub>	BOR <sub>L</sub> off voltage, V <sub>CORE</sub> rising level	DV <sub>CC</sub> = 1.8 V to 3.6 V	0.83		1.05	<b>V</b>
V <sub>(VCORE_BOR_hys)</sub>	BOR <sub>L</sub> hysteresis		60		200	mV
td <sub>BOR</sub>	BOR <sub>L</sub> reset release time				2000	μs
t <sub>RESET</sub>	Pulse duration required at RST/NMI pin to accept a reset		2			μs

# PMM, Core Voltage

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CORE3</sub> (AM)	Core voltage, active mode, PMMCOREV = 3	$2.4 \text{ V} \le \text{DV}_{\text{CC}} \le 3.6 \text{ V}, 0 \text{ mA} \le \text{I}(\text{V}_{\text{CORE}}) \le 25 \text{ mA}$		1.90		V
V <sub>CORE2</sub> (AM)	Core voltage, active mode, PMMCOREV = 2	$2.2 \text{ V} \le \text{DV}_{\text{CC}} \le 3.6 \text{ V}, 0 \text{ mA} \le \text{I}(\text{V}_{\text{CORE}}) \le 21 \text{ mA}$		1.80		V
V <sub>CORE1</sub> (AM)	Core voltage, active mode, PMMCOREV = 1	$2.0 \text{ V} \le \text{DV}_{\text{CC}} \le 3.6 \text{ V}, 0 \text{ mA} \le \text{I}(\text{V}_{\text{CORE}}) \le 17 \text{ mA}$		1.60		V
V <sub>CORE0</sub> (AM)	Core voltage, active mode, PMMCOREV = 0	1.8 V $\leq$ DV <sub>CC</sub> $\leq$ 3.6 V, 0 mA $\leq$ I(V <sub>CORE</sub> ) $\leq$ 13 mA		1.40		V
V <sub>CORE3</sub> (LPM)	Core voltage, active mode, PMMCOREV = 3	2.4 V ≤ DV <sub>CC</sub> ≤ 3.6 V, 0 mA ≤ $I(V_{CORE})$ ≤ 30 $\mu$ A		1.94		V
V <sub>CORE2</sub> (LPM)	Core voltage, low-current mode, PMMCOREV = 2	2.2 V $\leq$ DV <sub>CC</sub> $\leq$ 3.6 V, 0 μA $\leq$ I(V <sub>CORE</sub> ) $\leq$ 30 μA		1.84		V
V <sub>CORE1</sub> (LPM)	Core voltage, low-current mode, PMMCOREV = 1	2.0 V ≤ DV <sub>CC</sub> ≤ 3.6 V, 0 μA ≤ I(V <sub>CORE</sub> ) ≤ 30 μA		1.64		V
V <sub>CORE0</sub> (LPM)	Core voltage, low-current mode, PMMCOREV = 0	1.8 V ≤ DV <sub>CC</sub> ≤ 3.6 V, 0 μA ≤ I(V <sub>CORE</sub> ) ≤ 30 μA		1.44		V



# PMM, SVS High Side

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVSHE = 0, DV <sub>CC</sub> = 3.6 V		0		nA
I <sub>(SVSH)</sub>	SVS current consumption	SVSHE = 1, $DV_{CC}$ = 3.6 V, $SVSHFP = 0$		200		nA
		SVSHE = 1, $DV_{CC}$ = 3.6 V, $SVSHFP$ = 1		2		μΑ
		SVSHE = 1, SVSHRVL = 0	1.59	1.64	1.69	
V	CVC on voltage level	SVSHE = 1, SVSHRVL = 1	1.79	1.84	1.91	V
$V_{(SVSH\_IT-)}$	SVS <sub>H</sub> on voltage level	SVSHE = 1, SVSHRVL = 2	1.98	2.04	2.11	V
		SVSHE = 1, SVSHRVL = 3	2.10	2.16	2.23	
	SVS <sub>H</sub> off voltage level	SVSHE = 1, SVSMHRRL = 0	1.62	1.74	1.81	
		SVSHE = 1, SVSMHRRL = 1	1.88	1.94	2.01	V
		SVSHE = 1, SVSMHRRL = 2	2.07	2.14	2.21	
V		SVSHE = 1, SVSMHRRL = 3	2.20	2.26	2.33	
$V_{(SVSH\_IT+)}$		SVSHE = 1, SVSMHRRL = 4	2.32	2.40	2.48	
		SVSHE = 1, SVSMHRRL = 5	2.56	2.70	2.84	
		SVSHE = 1, SVSMHRRL = 6	2.85	3.00	3.15	
		SVSHE = 1, SVSMHRRL = 7	2.85	3.00	3.15	
	0) (0	SVSHE = 1, dV <sub>DVCC</sub> /dt = 10 mV/µs, SVSHFP = 1		2.5		
t <sub>pd</sub> (SVSH)	SVS <sub>H</sub> propagation delay	SVSHE = 1, $dV_{DVCC}/dt = \pm 1 \text{ mV/}\mu\text{s}$ , SVSHFP = 0		25		μs
<sup>t</sup> (SVSH)	SVS <sub>H</sub> on or off delay time	SVSHE = 0 -> 1 SVSHFP = 1		12.5		l
		SVSHE = 0 -> 1 SVSHFP = 0		100		μs
dV <sub>DVCC</sub> /dt	DV <sub>CC</sub> rise time		0		1000	V/s



#### PMM, SVM High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVMHE = 0, DV <sub>CC</sub> = 3.6 V		0		nA
I <sub>(SVMH)</sub>	SVM <sub>H</sub> current consumption	SVMHE = 1, DV <sub>CC</sub> = 3.6 V, SVMHFP = 0		200		nA
		SVMHE = 1, DV <sub>CC</sub> = 3.6 V, SVMHFP = 1		2.0		μΑ
		SVMHE = 1, SVSMHRRL = 0	1.65	1.74	1.86	
		SVMHE = 1, SVSMHRRL = 1	1.85	1.94	2.02	
		SVMHE = 1, SVSMHRRL = 2	2.02	2.14	2.22	
		SVMHE = 1, SVSMHRRL = 3	2.18	2.26	2.35	
$V_{(SVMH)}$	SVM <sub>H</sub> on or off voltage level	SVMHE = 1, SVSMHRRL = 4	2.32	2.40	2.48	V
		SVMHE = 1, SVSMHRRL = 5	2.56	2.70	2.84	ı
		SVMHE = 1, SVSMHRRL = 6	2.85	3.00	3.15	ì
		SVMHE = 1, SVSMHRRL = 7	2.85	3.00	3.15	ı
		SVMHE = 1, SVMHOVPE = 1		3.75		ı
	OVM assessmention delect	SVMHE = 1, $dV_{DVCC}/dt = 10 \text{ mV/}\mu\text{s}$ , SVMHFP = 1		2.5		μs
t <sub>pd(SVMH)</sub>	SVM <sub>H</sub> propagation delay	SVMHE = 1, $dV_{DVCC}/dt = 1 \text{ mV/}\mu\text{s}$ , SVMHFP = 0		20		μs
	CV/M are an off delay time.	SVMHE = 0 -> 1, SVSHFP = 1		12.5		
t <sub>(SVMH)</sub>	SVM <sub>H</sub> on or off delay time	SVMHE = 0 -> 1, SVSHFP = 0		100		μs

# PMM, SVS Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNIT
		SVSLE = 0, PMMCOREV = 2		0	nA
I <sub>(SVSL)</sub>	SVS <sub>L</sub> current consumption	SVSLE = 1, PMMCOREV = 2, SVSLFP = 0	20	200	
		SVSLE = 1, PMMCOREV = 2, SVSLFP = 1	2	.0	μA
	0)/0 (( deleve)/	SVSLE = 1, $dV_{CORE}/dt = 10 \text{ mV/}\mu\text{s}$ , SVSLFP = 1		6	
t(SVSL)	SVS <sub>L</sub> on or off delay time	SVSLE = 1, $dV_{CORE}/dt = 1 \text{ mV/}\mu\text{s}$ , SVSLFP = 0		50	μs
	CVC managedian dalay	SVMHE = 0 -> 1, SVSLFP = 1	12	.5	
t <sub>pd</sub> (SVSL)	SVS <sub>L</sub> propagation delay	SVMHE = 0 -> 1, SVSLFP = 0	10	00	μs

#### PMM, SVM Low Side

Copyright © 2010–2012, Texas Instruments Incorporated

	PARAMETER	TEST CONDITIONS	MIN TYP MA	X UNIT
		SVMLE = 0, PMMCOREV = 2	0	nA
I <sub>(SVML)</sub>	SVM <sub>L</sub> current consumption	SVMLE = 1, PMMCOREV = 2, SVMLFP = 0	200	nA
		SVMLE = 1, PMMCOREV = 2, SVMLFP = 1	2.0	μA
	SVM <sub>L</sub> propagation delay	SVMLE = 1, $dV_{CORE}/dt = 10 \text{ mV/}\mu\text{s}$ , SVMLFP = 1	2.5	
t <sub>pd</sub> (SVML)		SVMLE = 1, $dV_{CORE}/dt = 1 \text{ mV/}\mu\text{s}$ , SVMLFP = 0	30	μs
	SVM <sub>L</sub> on or off delay time	SVMLE = 0 -> 1, SVSLFP = 1	12.5	
t <sub>(SVML)</sub>		SVMLE = 0 -> 1, SVSLFP = 0	100	μs



#### **Wake-Up From Low-Power Modes**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT	
	Wake-up time from LPM2,	PMMCOREVx = 0 = SVSMLRRLx = n	f <sub>MCLK</sub> ≥ 4 MHz		3	6.5	
t <sub>FAST-WAKE-UP</sub>	LPM3, or LPM4 to active mode	(where n = 0, 1, 2, or 3), SVSLFP = 1 1 M	1 MHz < f <sub>MCLK</sub> < 4 MHz		4	8.0	μs
t <sub>SLOW-WAKE-UP</sub>	Wake-up time from LPM2, LPM3, or LPM4 to active mode	PMMCOREVx = 0 = SVSMLRRLx = n (where n = 0, 1, 2, or 3), SVSLFP = 0			150	165	μs
t <sub>WAKE-UP LPM5</sub>	Wake-up time from LPM4.5 to active mode				2	3	ms
t <sub>WAKE-UP-RESET</sub>	Wake-up time from RST or BOR event to active mode				2	3	ms

# Timer\_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>TA</sub>	Timer_A input clock frequency	Internal: SMCLK, ACLK External: TACLK Duty cycle = 50% ± 10%	1.8 V, 3 V			25	MHz
t <sub>TA,cap</sub>	Timer_A capture timing	All capture inputs.  Minimum pulse duration required for capture.	1.8 V, 3 V	20			ns

# **USCI (UART Mode)**

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>USCI</sub>	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%				f <sub>SYSTEM</sub>	MHz
f <sub>max,BITCLK</sub>	Maximum BITCLK clock frequency (equals baud rate in MBaud) <sup>(1)</sup>			1			MHz
	LIADT na saine de alitabetimo		2.2 V	50	150	200	
L <sub>T</sub>	UART receive deglitch time		3 V	50	150	200	ns

<sup>(1)</sup> The DCO wake-up time must be considered in LPM3/4. The wake-up time must be considered in LPMx.5.



# **USCI (SPI Master Mode)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 23 and Figure 24)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP N	IAX	UNIT
f <sub>USCI</sub>	USCI input clock frequency	SMCLK, ACLK Duty cycle = 50% ± 10%			f <sub>SYS</sub>	TEM	MHz
		PMMCOREV = 0	1.8 V	55			
	COMI input data actus tima	PIMIMCOREV = 0	3 V	38			no
t <sub>SU,MI</sub>	SOMI input data setup time	PMMCOREV = 3	2.4 V	30			ns
		PIMIMCOREV = 3	3 V	25			
		DMMACODEV 0	1.8 V	0			
4	COMI in a standard hald time	PMMCOREV = 0	3 V	0			
t <sub>HD,MI</sub>	SOMI input data hold time	PMMCOREV = 3 $\frac{2.4 \text{ V}}{3 \text{ V}} = 0$			ns		
			3 V	0			
		UCLK edge to SIMO valid,	1.8 V			20	
	OIMO autout data vallet for	$C_L = 20 \text{ pF}, PMMCOREV = 0$	3 V			18	
t <sub>VALID,MO</sub>	SIMO output data valid time	UCLK edge to SIMO valid,	2.4 V			16	ns
		$C_L = 20 \text{ pF}, PMMCOREV = 3$	3 V			15	1
		$C_1 = 20 \text{ pF},$	1.8 V	-10			
	CIMO autout data hald time	PMMCOREV = 0	3 V	-8			ns
t <sub>HD,MO</sub>	SIMO output data hold time	$C_1 = 20 \text{ pF},$	2.4 V	-10			
		PMMCOREV = 3	3 V	-8			ns






Figure 23. SPI Master Mode, CKPH = 0




Figure 24. SPI Master Mode, CKPH = 1



# **USCI (SPI Slave Mode)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 25 and Figure 26)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
		DMM (OODE) ( O	1.8 V	11			
	OTE land the OTE law to shall	PMMCOREV = 0	3 V	8			ns
t <sub>STE,LEAD</sub>	STE lead time, STE low to clock	DMMOODEN 0	2.4 V	7			
		PMMCOREV = 3	3 V	6			ns
		DMM (OODE) / O	1.8 V	3			
	OTE la situación de la colonia de OTE biob	PMMCOREV = 0	3 V	3			ns
t <sub>STE,LAG</sub>	STE lag time, Last clock to STE high	DMMOODEN 0	2.4 V	3			
		PMMCOREV = 3	3 V	3			ns
		DMM (OODE) / O	1.8 V			66	
	0.75	PMMCOREV = 0	3 V			50	ns
t <sub>STE,ACC</sub>	STE access time, STE low to SOMI data out	D. W. (0.0 D. E. )	2.4 V			36	
		PMMCOREV = 3	3 V			30	ns
		D	1.8 V			30	
_	STE disable time, STE high to SOMI high	PMMCOREV = 0	3 V			23	ns
t <sub>STE,DIS</sub>	impedance	D. W. (0.0 D. E. )	2.4 V			16	
		PMMCOREV = 3	3 V			13	ns
			1.8 V	5			
_		PMMCOREV = 0	3 V	5			ns
t <sub>SU,SI</sub>	SIMO input data setup time	PMMCOREV = 3	2.4 V	2			·
			3 V	2			ns
			1.8 V	5			
		PMMCOREV = 0	3 V	5			ns
t <sub>HD,SI</sub>	SIMO input data hold time		2.4 V	5			
		PMMCOREV = 3	3 V	5			ns
		UCLK edge to SOMI valid,	1.8 V			76	
•	SOMI output data valid time	$C_L = 20 \text{ pF},$ PMMCOREV = 0	3 V			60	ns
t <sub>VALID,</sub> SO	SOMI output data valid time	UCLK edge to SOMI valid,	2.4 V			44	
		$C_L = 20 \text{ pF},$ PMMCOREV = 3	3 V			40	ns
		$C_1 = 20 pF$ ,	1.8 V	18			
	OOM system data hadd fara	PMMCOREV = 0	3 V	12			ns
t <sub>HD,SO</sub>	SOMI output data hold time	C <sub>L</sub> = 20 pF, PMMCOREV = 3	2.4 V	10			
			3 V	8			ns






Figure 25. SPI Slave Mode, CKPH = 0




Figure 26. SPI Slave Mode, CKPH = 1



# **USCI (I2C Mode)**

Copyright © 2010–2012, Texas Instruments Incorporated

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP MAX	UNIT
f <sub>USCI</sub>	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%			f <sub>SYSTEM</sub>	MHz
f <sub>SCL</sub>	SCL clock frequency		2.2 V, 3 V	0	400	kHz
	Lold time (repeated) START	f <sub>SCL</sub> ≤ 100 kHz	2.2 V, 3 V	4.0		
t <sub>HD,STA</sub>	Hold time (repeated) START	f <sub>SCL</sub> > 100 kHz	2.2 V, 3 V	0.6		μs
	Cotum time for a reported CTART	f <sub>SCL</sub> ≤ 100 kHz	2.2 V, 3 V	4.7		μs
t <sub>SU,STA</sub>	Setup time for a repeated START	f <sub>SCL</sub> > 100 kHz		0.6		
t <sub>HD,DAT</sub>	Data hold time		2.2 V, 3 V	0		ns
t <sub>SU,DAT</sub>	Data setup time		2.2 V, 3 V	250		ns
	Cotion times for CTOD	f <sub>SCL</sub> ≤ 100 kHz	0.01/.01/	4.0		
t <sub>SU,STO</sub>	Setup time for STOP	f <sub>SCL</sub> > 100 kHz	2.2 V, 3 V	0.6		μs
	Pulse duration of spikes suppressed by input		2.2 V	50	600	
t <sub>SP</sub>	filter		3 V	50	600	ns




Figure 27. I2C Mode Timing



# 10-Bit ADC, Power Supply and Input Range Conditions (MSP430F51x2 Devices Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
AV <sub>CC</sub>	Analog supply voltage	$AV_{CC}$ and $DV_{CC}$ are connected together, $AV_{SS}$ and $DV_{SS}$ are connected together, $V_{(AVSS)} = V_{(DVSS)} = 0 \text{ V}$		1.8		3.6	V
V <sub>(Ax)</sub>	Analog input voltage range (2)	All ADC10_A pins: P1.0 to P1.5 and P3.6 and P3.7 terminals		0		$AV_{CC}$	V
Operating supply current into		f <sub>ADC10CLK</sub> = 5 MHz, ADC10ON = 1, REFON = 0,	2.2 V		60	90	
	AVCC terminal, REF module and reference buffer off	SHT0 = 0, SHT1 = 0, ADC10DIV = 0, ADC10SREF = 00	3 V		75	100	μΑ
	Operating supply current into AVCC terminal, REF module on, reference buffer on	$ \begin{array}{l} f_{ADC10CLK} = 5 \text{ MHz}, \text{ ADC10ON} = 1, \text{ REFON} = 1, \\ \text{SHT0} = 0, \text{ SHT1} = 0, \text{ ADC10DIV} = 0, \\ \text{ADC10SREF} = 01 \end{array} $	3 V		113	130	μΑ
IADC10_A	Operating supply current into AVCC terminal, REF module off, reference buffer on	$f_{ADC10CLK} = 5 \text{ MHz}, ADC10ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC10DIV = 0, ADC10SREF = 10, VEREF = 2.5 V$	3 V		105	125	μΑ
	Operating supply current into AVCC terminal, REF module off, reference buffer off	f <sub>ADC10CLK</sub> = 5 MHz, ADC10ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC10DIV = 0, ADC10SREF = 11, VEREF = 2.5 V	3 V		70	95	μΑ
Cı	Input capacitance	Only one terminal Ax can be selected at one time from the pad to the ADC10_A capacitor array including wiring and pad.	2.2 V		3.5		pF
D	lanut MIIV ON maintage	$AV_{CC} > 2.0V$ , $0 V \le V_{Ax} \le AV_{CC}$			36	1.0	
R <sub>I</sub>	Input MUX ON resistance	$1.8V < AV_{CC} < 2.0V, 0 V \le V_{Ax} \le AV_{CC}$				96	kΩ

<sup>(1)</sup> The leakage current is defined in the leakage current table with P6.x/Ax parameter.

# 10-Bit ADC, Timing Parameters (MSP430F51x2 Devices Only)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>ADC10CLK</sub>		For specified performance of ADC10_A linearity parameters	2.2 V, 3 V	0.45	5	5.5	MHz
f <sub>ADC10OSC</sub>	Internal ADC10_A oscillator <sup>(1)</sup>	ADC10DIV = 0, f <sub>ADC10CLK</sub> = f <sub>ADC10OSC</sub>	2.2 V, 3 V	4.2	4.8	5.4	MHz
tconvert	Conversion time	REFON = 0, Internal oscillator, 12 ADC10CLK cycles, 10-bit mode f <sub>ADC10OSC</sub> = 4 MHz to 5 MHz	2.2 V, 3 V	2.4		3.0	μs
		External $f_{ADC10CLK}$ from ACLK, MCLK or SMCLK, ADC10SSEL $\neq 0$			(2)		
t <sub>ADC10ON</sub>	Turn on settling time of the ADC	See <sup>(3)</sup>				100	ns
	Compling time	$R_S = 1000 \Omega$ , $R_I = 96 k\Omega$ , $C_I = 3.5 pF^{(4)}$	1.8 V	3			μs
t <sub>Sample</sub>	Sampling time	$R_S = 1000 \Omega$ , $R_I = 36 k\Omega$ , $C_I = 3.5 pF^{(4)}$	3 V	1			μs

<sup>(1)</sup> The ADC10OSC is sourced directly from MODOSC inside the UCS.

<sup>(2)</sup> The analog input voltage range must be within the selected reference voltage range V<sub>R+</sub> to V<sub>R-</sub> for valid conversion results. The external reference voltage requires decoupling capacitors. See <sup>()</sup>.

<sup>(2) 12 ×</sup> ADC10DIV × 1/f<sub>ADC10CLK</sub>

<sup>(3)</sup> The condition is that the error in a conversion started after t<sub>ADC100N</sub> is less than ±0.5 LSB. The reference and input signal are already settled.

<sup>(4)</sup> Approximately eight Tau (T) are needed to get an error of less than ±0.5 LSB



## 10-Bit ADC, Linearity Parameters (MSP430F51x2 Devices Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
٦	Integral	1.4 V ≤ (VEREF+ – VEREF-)min ≤ 1.6 V				±1.0	LSB
E <sub>l</sub>	linearity error	1.6 V < (VEREF+ − VEREF-)min ≤ V <sub>AVCC</sub>				±1.0	LSB
E <sub>D</sub>	Differential linearity error	$(VEREF+ - VEREF-)min \le (VEREF+ - VEREF-),$ $C_{VEREF+} = 20 pF$				±1.0	LSB
Eo	Offset error	$ \begin{array}{l} (\text{VEREF+} - \text{VEREF-}) \text{min} \leq (\text{VEREF+} - \text{VEREF-}), \\ \text{Internal impedance of source } R_{S} < 100 \ \Omega, \\ C_{\text{VEREF+}} = 20 \ \text{pF} \end{array} $				±1.0	LSB
	Gain error, external reference	(VEREF+ – VEREF-)min ≤ (VEREF+ – VEREF-),		±1.		±1.0	LSB
$E_G$	Gain error, external reference, buffered	$C_{VEREF+} = 20 \text{ pF}$				±1.5	LSB
	Gain error, internal reference	See <sup>(1)</sup>				±1.5%	VREF
E <sub>T</sub>	Total unadjusted error, external buffered and unbuffered reference	$(VEREF+ - VEREF-)min \le (VEREF+ - VEREF-),$ $C_{VEREF+} = 20 pF$			±1.0	±2.0	LSB
•	Total unadjusted error, internal reference	See <sup>(1)</sup>				±1.5%	VREF

<sup>(1)</sup> Dominated by the absolute voltage of the integrated reference voltage.

# REF, External Reference (MSP430F51x2 Devices Only)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	V <sub>CC</sub> MIN		MAX	UNIT
VEREF+	Positive external reference voltage input	VEREF+ > VEREF- (2)		1.4		AV <sub>CC</sub>	V
VEREF-	Negative external reference voltage input	VEREF+ > VEREF- (3)		0		1.2	V
VEREF+ – VEREF-	Differential external reference voltage input	VEREF+ > VEREF- (4)		1.4		AV <sub>CC</sub>	V
I <sub>(VEREF+)</sub> I <sub>(VEREF-)</sub>	Ctatic input gurrant	1.4 V $\leq$ VEREF+ $\leq$ V(AVCC), VEREF- = 0 V, $f_{ADC10CLK} = 5$ MHz, ADC10SHTx = 0x0001, Conversion rate 200 ksps	2.2 V, 3 V		±8.5	±26	μA
	Static input current	1.4 V $\leq$ VEREF+ $\leq$ V(AVCC), VEREF- = 0 V, $f_{ADC10CLK} = 5$ MHZ, ADC10SHTX = 0x1000, Conversion rate 20 ksps	2.2 V, 3 V			±1	μA
C <sub>(VEREF+/-)</sub>	Capacitance at VEREF+/- terminal	See (5)		10			μF

<sup>(1)</sup> The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance, C<sub>I</sub>, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.

<sup>(2)</sup> The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.

<sup>(3)</sup> The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.

<sup>(4)</sup> The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

<sup>(5)</sup> Two decoupling capacitors, 10 μF and 100 nF, should be connected to VEREF to decouple the dynamic current required for an external reference source if it is used for the ADC10\_A. See also the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).



## REF, Built-In Reference (MSP430F51x2 Devices Only)

P.A	ARAMETER	TEST CONDITION	ONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
		REFVSEL = {2} for 2.5 V, REFON	= 1	3 V		2.51	±1.5%	
VREF+	Positive built-in reference voltage	REFVSEL = {1} for 2.0 V, REFON	= 1	3 V		1.99	±1.5%	V
	reference voltage	REFVSEL = {0} for 1.5 V, REFON	= 1	2.2 V, 3 V		1.5	±1.5%	
	AVCC minimum	REFVSEL = {0} for 1.5 V			1.8			
$AV_{CC(min)}$	voltage, Positive built-in reference	REFVSEL = {1} for 2.0 V			2.3			V
, ,	active	REFVSEL = {2} for 2.5 V			2.8			
		f <sub>ADC10CLK</sub> = 5 MHz, REFON = 1, R REFVSEL = {0} for 1.5 V	EFBURST = 0,	3 V		15.5	19	μA
I <sub>REF+</sub>	Operating supply current into AV <sub>CC</sub> terminal <sup>(2)</sup>	f <sub>ADC10CLK</sub> = 5 MHz, REFON = 1, R REFVSEL = {1} for 2.0 V	EFBURST = 0,	3 V		18	24	μΑ
terminal 127		f <sub>ADC10CLK</sub> = 5 MHz, REFON = 1, R REFVSEL = {2} for 2.5 V	EFBURST = 0,	3 V		21	30	μΑ
TC <sub>REF+</sub>	Temperature coefficient of built-in reference <sup>(3)</sup>	REFVSEL = (0, 1, 2), REFON = 1				30	50	ppm/ °C
	Operating supply	REFON = 1, INCH = 0Ah,	= 1. INCH = 0Ah.			150	180	
I <sub>SENSOR</sub>	current into AVCC terminal (4)	ADC10ON = 1, $T_A = 30^{\circ}C$				150	190	μA
V <sub>SENSOR</sub>	See (5)	REFON = 1, INCH = 0Ah,		2.2 V		765		mV
VSENSOR		ADC10ON = 1, $T_A = 30^{\circ}C$		3 V		765		III V
$V_{MID}$	AV <sub>CC</sub> divider at	ADC10ON = 1, INCH = 0Bh,		2.2 V	1.06	1.1	1.14	V
▼ MID	channel 11	$V_{MID}$ is approximately 0.5 × $V_{AVCC}$		3 V	1.46	1.5	1.54	<u> </u>
t <sub>SENSOR</sub> (sample)	Sample time required if channel 10 is selected (6)	ADC10ON = 1, INCH = 0Ah, Error of conversion result ≤ 1 LSB			30			μs
t <sub>VMID</sub> (sample)	Sample time required if channel 11 is selected <sup>(7)</sup>	ADC10ON = 1, INCH = 0Bh, Error of conversion result ≤ 1 LSB			1			μs
PSRR_DC	Power supply rejection ratio (dc)		$AV_{CC} = AV_{CC \text{ (min)}} - AV_{CC \text{(max)}},$ $I_A = 25^{\circ}C$ , REFVSEL = (0, 1, 2}, REFON = 1			120	300	μV/V
PSRR_AC	Power supply rejection ratio (ac)	$\begin{aligned} &AV_{CC} = AV_{CC} \ (min) \ \text{-} \ AV_{CC(max)}, \\ &T_A = 25^\circC, \ f = 1 \ kHz, \ \DeltaVpp = 100 \ REFVSEL = (0, 1, 2\}, \ REFON = 1 \end{aligned}$	mV,			6.4		mV/V
		$T_A = -40$ °C to 85°C			23	125		
t <sub>SETTLE</sub>	Settling time of reference voltage (8)	REFVSEL = (0, 1, 2),	T <sub>A</sub> = 25°C			23	50	μs
	reference voltage <sup>(8)</sup>	REFON = $0 \rightarrow 1$	T <sub>A</sub> = 85°C			16	25	

- The leakage current is defined in the leakage current table with P6.x/Ax parameter.
- (2) The internal reference current is supplied via terminal AVCC. Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.
- Calculated using the box method:  $(MAX(-40 \text{ to } 85^{\circ}C) MIN(-40 \text{ to } 85^{\circ}C)) / MIN(-40 \text{ to } 85^{\circ}C)/(85^{\circ}C (-40^{\circ}C))$ .
- The sensor current I<sub>SENSOR</sub> is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1,  $I_{SENSOR}$  is already included in  $I_{REF+}$ . The temperature sensor offset can be as much as  $\pm 20^{\circ}$ C. A single-point calibration is recommended in order to minimize the offset error
- of the built-in temperature sensor.
- The typical equivalent impedance of the sensor is 51 k $\Omega$ . The sample time required includes the sensor-on time  $t_{SENSOR(on)}$ .
- The on-time  $t_{VMID(on)}$  is included in the sampling time  $t_{VMID(sample)}$ ; no additional on time is needed. The condition is that the error in a conversion started after  $t_{REFON}$  is less than  $\pm 0.5$  LSB.



## Comparator\_B

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage			1.8		3.6	V
			1.8 V			38	
		CBPWRMD = 00, CBON = 1, CBRSx = 00	2.2 V		31	38	
	Comparator operating supply current into		3 V		32	39	
I <sub>AVCC_COMP</sub>	AVCC, Excludes reference resistor ladder	CBPWRMD = 01, CBON = 1, CBRSx = 00	2.2 V, 3 V		10	17	μA
		CBPWRMD = 10, CBON = 1, CBRSx = 00	2.2 V, 3 V		0.2	0.85	
		CBREFLx = 01, CBREFACC = 0	≥1.8 V		1.5	±1.5%	
$V_{REF}$	Reference voltage level	CBREFLx = 10, CBREFACC = 0	≥2.2 V		2.0	±1.5%	V
		CBREFLx = 11, CBREFACC = 0	≥3.0 V		2.5	±1.5%	
1	Quiescent current of resistor ladder into	CBREFACC = 0, CBREFLx = 01, CBRSx = 10, REFON = 0, CBON = 0	2.2 V, 3 V		10	17	μΑ
lavcc_ref	AVCC, Including REF module current	CBREFACC = 1, CBREFLx = 01, CBRSx = 10, REFON = 0, CBON = 0	2.2 V, 3 V		33	40	μΑ
V <sub>IC</sub>	Common mode input range			0		V <sub>CC</sub> -1	V
	Lancet office to call a ma	CBPWRMD = 00				±20	mV
V <sub>OFFSET</sub>	Input offset voltage	CBPWRMD = 01, 10				±10	mV
C <sub>IN</sub>	Input capacitance				5		pF
	Carias innut resistants	ON - switch closed			3	4	kΩ
R <sub>SIN</sub>	Series input resistance	OFF - switch opened		50			МΩ
		CBPWRMD = 00, CBF = 0				450	ns
t <sub>PD</sub>	Propagation delay, response time	CBPWRMD = 01, CBF = 0				600	ns
	response time	CBPWRMD = 10, CBF = 0				50	μs
		CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 00		0.35	0.6	1.5	μs
	Propagation delay with	CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 01		0.6	1.0	1.8	μs
<sup>t</sup> PD,filter	filter active	CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 10		1.0	1.8	3.4	μs
		CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 11		1.8	3.4	6.5	μs
	On any analog and the Con-	CBON = 0 to CBON = 1, CBPWRMD = 00, 01			1	2	μs
t <sub>EN_CMP</sub>	Comparator enable time	CBON = 0 to CBON = 1, CBPWRMD = 10				1.5	μs
t <sub>EN_REF</sub>	Resistor reference enable time	CBON = 0 to CBON = 1			1.0	1.5	μs
TC <sub>REF</sub>	Temperature coefficient reference					50	ppm/ °C
V <sub>CB_REF</sub>	Reference voltage for a given tap	VIN = reference into resistor ladder, n = 0 to 31		VIN x (n+0.5) / 32	VIN x (n+1) / 32	VIN x (n+1.5) / 32	V



# Timer\_D, Power Supply and Reference Clock Conditions

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
DV <sub>CC</sub>	Digital supply voltage	V <sub>(DVSS)</sub> = 0 V		1.8		3.6	V
		PMMCOREVx = 0	1.8 V ≤ V <sub>CC</sub> ≤ 3.6 V	8		12.0	
£	Timer_D input	PMMCOREVx = 1	2.0 V ≤ V <sub>CC</sub> ≤ 3.6 V	8		16.0	N41.1-
f <sub>REF,DCO</sub> reference clock frequency		PMMCOREVx = 2	2.2 V ≤ V <sub>CC</sub> ≤ 3.6 V	8		20.0	MHz
		PMMCOREVx = 3	2.4 V ≤ V <sub>CC</sub> ≤ 3.6 V	8		25.5	
I <sub>(64MHz)</sub>	I <sub>(DVCC)</sub> at 64-MHz Timer_D clock, clock generator only	f <sub>reference</sub> = 8 MHz, MCx = 0, TDHREGEN = 1, TDHMx = 0, TDHCLKCR = 0			253	320	μA
I <sub>(128MHz)</sub>	I <sub>(DVCC)</sub> at 128-MHz Timer_D clock, clock generator only	$f_{reference} = 16$ MHz, MCx = 0, TDHREGEN = 1, TDHMx = 0, TDHCLKCR = 0			285	360	μA
I <sub>(200MHz)</sub>	I <sub>(DVCC)</sub> at 200-MHz Timer_D clock, clock generator only	f <sub>reference</sub> = 25 MHz, MCx = 0, TDHREGEN = 1, TDHMx = 0, TDHCLKCR = 1			280	345	μA
I <sub>(256MHz)</sub>	I <sub>(DVCC)</sub> at 256-MHz Timer_D clock, clock generator only	f <sub>reference</sub> = 16 MHz, MCx = 0, TDHREGEN = 1, TDHMx = 1, TDHCLKCR = 1			265	330	μΑ
	1	TDHCLKRx = 0, TDHCLKSRx = 16, TDHCLKTRIM = 64	2.2 V		244		
I <sub>(0,16,64)</sub>	I(DVCC)	IDIIOLANA = 0, IDIIOLASAX = 10, IDIIOLATAINI = 04	3.0 V		295	325	μΑ
الديمة الم	l/nvoo	TDHCLKRx = 1, TDHCLKSRx = 16, TDHCLKTRIM = 64	2.2 V		282		μA
I <sub>(1,16,64)</sub>	I(DVCC)	TOTOLINIX - 1, TOTOLINOIX - 10, TOTOLININI = 04	3.0 V		300	400	μΛ
الم دم م ال	l/nvoo	TDHCLKRx = 2, TDHCLKSRx = 16, TDHCLKTRIM = 64	2.2 V		358		μA
(2,16,64)	I(DVCC)	IDIIOLINIX = 2, IDIIOLINOIX = 10, IDIIOLININI = 04	3.0 V		414	470	μΑ

<sup>(1)</sup> The leakage current is defined in the leakage current table with P6.x/Ax parameter.



# Timer\_D, Local Clock Generator Frequency

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f	HRCG frequency (0, 0, 64)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 1, TDHCLKRx = 0, TDHCLKSRx = 0, TDHCLKTRIM = 64	39	56	73	MHz
†HRCG(0,0,64)	TROG frequency (0, 0, 64)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 1, TDHCLKRx = 0, TDHCLKSRx = 0, TDHCLKTRIM = 64	78	112	146	MHz
£	LIDCC fragues as (0, 7, 64)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 1, TDHCLKRx = 0, TDHCLKSRx = 7, TDHCLKTRIM = 64	46	66	86	MHz
f <sub>HRCG(0,7,64)</sub>	HRCG frequency (0, 7, 64)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 1, TDHCLKRx = 0, TDHCLKSRx = 7, TDHCLKTRIM = 64	92	132	172	MHz
£	LIDCC fragues as (0, 45, 64)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 1, TDHCLKRx = 0, TDHCLKSRx = 15, TDHCLKTRIM = 64	55	78	101	MHz
<sup>†</sup> HRCG(0,15,64)	HRCG frequency (0, 15, 64)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 1, TDHCLKRx = 0, TDHCLKSRx = 15, TDHCLKTRIM = 64	110	156	202	MHz
funna a verve	HRCG frequency (0, 23, 64)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 1, TDHCLKRx = 0, TDHCLKSRx = 23, TDHCLKTRIM = 64	61	87	113	MHz
<sup>†</sup> HRCG(0,23,64)	TINOS frequency (0, 23, 04)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 1, TDHCLKRx = 0, TDHCLKSRx = 23, TDHCLKTRIM = 64	122	174	226	MHz
£	HRCG frequency (0, 31, 0)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 1, TDHCLKRx = 0, TDHCLKSRx = 31, TDHCLKTRIM = 0	36	56	73	MHz
f <sub>HRCG(0,31,0)</sub>	Times inequality (0, 51, 6)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 1, TDHCLKRx = 0, TDHCLKSRx = 31, TDHCLKTRIM = 0	72	112	146	MHz
£	11000 ( 0 04 04)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 1, TDHCLKRx = 0, TDHCLKSRx = 31, TDHCLKTRIM = 64	68	98	128	MHz
f <sub>HRCG(0,31,64)</sub>	HRCG frequency (0, 31, 64)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 1, TDHCLKRx = 0, TDHCLKSRx = 31, TDHCLKTRIM = 64	136	196	256	MHz
£	HRCG frequency (0, 31, 128)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 1, TDHCLKRx = 0, TDHCLKSRx = 31, TDHCLKTRIM = 128	97	138	180	MHz
†HRCG(0,31,128)	TROG liequelity (0, 31, 126)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 1, TDHCLKRx = 0, TDHCLKSRx = 31, TDHCLKTRIM = 128	196	176	360	MHz
f	HPCC fraguancy (4, 0, 64)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 0, TDHCLKRx = 1, TDHCLKSRx = 0, TDHCLKTRIM = 64	71	101	131	MHz
<sup>†</sup> HRCG(1,0,64)	HRCG frequency (1, 0, 64)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 0, TDHCLKRx = 1, TDHCLKSRx = 0, TDHCLKTRIM = 64	142	202	262	MHz
	HPCC fraguancy (4, 7, 64)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 0, TDHCLKRx = 1, TDHCLKSRx = 7, TDHCLKTRIM = 64	84	120	156	MHz
†HRCG(1,7,64)	HRCG frequency (1, 7, 64)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 0, TDHCLKRx = 1, TDHCLKSRx = 7, TDHCLKTRIM = 64	168	240	312	MHz



# Timer\_D, Local Clock Generator Frequency (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f	HRCG frequency (1, 15, 64)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 0, TDHCLKRx = 1, TDHCLKSRx = 15, TDHCLKTRIM = 64	97	139	182	MHz
†HRCG(1,15,64)	Tinoo ilequency (1, 13, 04)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 0, TDHCLKRx = 1, TDHCLKSRx = 15, TDHCLKTRIM = 64	196	278	364	MHz
£	LIDGG fragues (4, 22, 64)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 0, TDHCLKRx = 1, TDHCLKSRx = 23, TDHCLKTRIM = 64	108	154	200	MHz
<sup>†</sup> HRCG(1,23,64)	HRCG frequency (1, 23, 64)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 0, TDHCLKRx = 1, TDHCLKSRx = 23, TDHCLKTRIM = 64	216	308	400	MHz
	UD00 (	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 0, TDHCLKRx = 1, TDHCLKSRx = 31, TDHCLKTRIM = 0	68	97	126	MHz
<sup>†</sup> HRCG(1,31,0)	HRCG frequency (1, 31, 0)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 0, TDHCLKRx = 1, TDHCLKSRx = 31, TDHCLKTRIM = 0	136	194	252	MHz
f	HRCG frequency (1, 31, 64)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 0, TDHCLKRx = 1, TDHCLKSRx = 31, TDHCLKTRIM = 64	123	175	227	MHz
f <sub>HRCG(1,31,64)</sub>	TROG frequency (1, 31, 64)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 0, TDHCLKRx = 1, TDHCLKSRx = 31, TDHCLKTRIM = 64	246	350	454	MHz
£	HRCG frequency (1, 31, 128)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 0, TDHCLKRx = 1, TDHCLKSRx = 31, TDHCLKTRIM = 128	169	241	313	MHz
<sup>†</sup> HRCG(1,31,128)	Tirked frequency (1, 31, 120)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 0, TDHCLKRx = 1, TDHCLKSRx = 31, TDHCLKTRIM = 128	338	482	616	MHz
	HRCG frequency (2, 0, 64)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 1, TDHCLKRx = 2, TDHCLKSRx = 0, TDHCLKTRIM = 64	126	180	234	MHz
f <sub>HRCG</sub> (2,0,64)		TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 1, TDHCLKRx = 1, TDHCLKSRx = 0, TDHCLKTRIM = 64	252	360	468	MHz
£	LIDCC fraguency (2, 7, 64)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 1, TDHCLKRx = 2, TDHCLKSRx = 7, TDHCLKTRIM = 64	138	208	270	MHz
f <sub>HRCG</sub> (2,7,64)	HRCG frequency (2, 7, 64)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 1, TDHCLKRx = 2, TDHCLKSRx = 7, TDHCLKTRIM = 6	276	416	540	MHz
4	HDCC fraguency (2, 45, 64)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 1, TDHCLKRx = 2, TDHCLKSRx = 15, TDHCLKTRIM = 64	168	240	312	MHz
†HRCG(2,15,64)	HRCG frequency (2, 15, 64)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 1, TDHCLKRx = 2, TDHCLKSRx = 15, TDHCLKTRIM = 64	336	480	624	MHz
4	HDCC fraguency (2, 22, 64)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 1, TDHCLKRx = 2, TDHCLKSRx = 23, TDHCLKTRIM = 64	189	270	351	MHz
† <sub>HRCG(2,23,64)</sub>	HRCG frequency (2, 23, 64)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 1, TDHCLKRx = 2, TDHCLKSRx = 23, TDHCLKTRIM = 64	378	540	702	MHz



# Timer\_D, Local Clock Generator Frequency (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
£	LIDCO francisco (O. 24. 0)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 1, TDHCLKRx = 2, TDHCLKSRx = 31, TDHCLKTRIM = 0	119	170	221	MHz
f <sub>HRCG(2,31,0)</sub>	HRCG frequency (2, 31, 0)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 1, TDHCLKRx = 2, TDHCLKSRx = 31, TDHCLKTRIM = 0	238	340	442	MHz
£	LIDCO fraguesca (2, 24, 64)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 1, TDHCLKRx = 2, DHCLKSRx = 31, TDHCLKTRIM = 64	212	303	394	MHz
fHRCG(2,31,64)	HRCG frequency (2, 31, 64)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 1, TDHCLKRx = 2, DHCLKSRx = 31, TDHCLKTRIM = 64	424	606	788	MHz
£	HDCC fraguency (2, 24, 429)	TDHREGEN = 0, TDHMx = 0, TDHCLKCR = 1, TDHCLKRx =2, TDHCLKSRx = 31, TDHCLKTRIM = 128	290	413	537	MHz
<sup>†</sup> HRCG(2,31,128)	HRCG frequency (2, 31, 128)	TDHREGEN = 0, TDHMx = 1, TDHCLKCR = 1, TDHCLKRx = 2, TDHCLKSRx = 31, TDHCLKTRIM = 128	580	826	1074	MHz
S <sub>HRCG,0,SR</sub>	TDHCLKSRx step size in range 0	$S_{HRCGSR} = f_{HRCGSR(HRCGSR+1)} - f_{HRCG(HRCGSR)}$	120	185	225	kHz
S <sub>HRCG,1,SR</sub>	TDHCLKSRx step size in range 1	$S_{HRCGSR} = f_{HRCGSR(HRCGSR+1)} - f_{HRCG(HRCGSR)}$	220	325	395	kHz
S <sub>HRCG,2,SR</sub>	TDHCLKSRx step size in range 2	$S_{HRCGSR} = f_{HRCGSR(HRCGSR+1)} - f_{HRCG(HRCGSR)}$	400	555	700	kHz
S <sub>HRCG,0,TRIM</sub>	0 > = TDHCLKTRIMx < 16, step size in range 0		55	85	120	kHz
	15 < TDHCLKTRIMx < 49, step size in range 1	S <sub>HRCGSR</sub> = f <sub>HRCGSR</sub> (HRCGTRIM+1) - f <sub>HRCG</sub> (HRCGTRIM), TDHCLKSRx = X, Y, Z	40	85	130	kHz
	48 < TDHCLKTRIMx < 64, step size in range 2			85	120	kHz
	0 > = TDHCLKTRIMx < 16, step size in range 0			160	230	kHz
S <sub>HRCG,1,TRIM</sub>	15 < TDHCLKTRIMx < 49, step size in range 1	S <sub>HRCGSR</sub> = f <sub>HRCGSR(HRCGTRIM+1)</sub> - f <sub>HRCG(HRCGTRIM)</sub> , TDHCLKSRx = X, Y, Z	80	160	230	kHz
	48 < TDHCLKTRIMx < 64, step size in range 2		80	160	230	kHz
	0 > = TDHCLKTRIMx < 16, step size in range 0		150	230	360	kHz
$S_{HRCG,2,TRIM}$	15 < TDHCLKTRIMx < 49, step size in range 1	S <sub>HRCGSR</sub> = f <sub>HRCGSR</sub> (HRCGTRIM+1) - f <sub>HRCG</sub> (HRCGTRIM), TDHCLKSRx = X, Y, Z	130	230	350	kHz
	48 < TDHCLKTRIMx < 32, step size in range 2		100	230	340	kHz
		f <sub>HRCG</sub> = 8 MHz, TDHREGEN = 0			±0.17	%/°C
dfupcc/dT	HRCG frequency temperature drift	f <sub>HRCG</sub> = 16 MHz, TDHREGEN = 0			±0.16	%/°C
df <sub>HRCG</sub> /dT	in add the first temperature unit	f <sub>HRCG</sub> = 25 MHz, TDHREGEN = 0			±0.16	%/°C
		f <sub>HRCG</sub> = 8/16/25 MHz, TDHREGEN = 1		0		%/°C
df <sub>HRCG</sub> /dV <sub>CORE</sub>	HRCG frequency voltage drift	$f_{HRCG} = 8/16/25 \text{ MHz}, TDHREGEN = 0$	0		5	%/V
~-HKCG, → V COKE	roquono, vonago ann	f <sub>HRCG</sub> = 8/16/25 MHz, TDHREGEN = 1		0		%/V
toetti e	Settling time	TDHEN = 0 -> 1, TDHFW = 0	3	5	9	μs
SETTLE	Settling time, fast wake-up	TDHEN = 0 -> 1, TDHFW = 1			1.5	μs



### Timer\_D, Trimmed Clock Frequencies

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Frequency tolerance during trimming		-0.5		+0.5	%
f <sub>TRIM(64MHz)</sub>	TDHMx = 0, TDHREGEN = 0, TDHCLKCR = 0, TDHxCTL1 = TDHxCTL1_64	T <sub>A</sub> = 25°C, V <sub>CC</sub> = 1.8 V	63	64	65	MHz
f <sub>TRIM(128MHz)</sub>	TDHMx = 0, TDHREGEN = 0, TDHCLKCR = 1, TDHxCTL1 = TDHxCTL1_128	T <sub>A</sub> = 25°C, V <sub>CC</sub> = 2.0 V	126	128	130	MHz
f <sub>TRIM(200MHz)</sub>	TDHMx = 0, TDHREGEN = 0, TDHCLKCR = 1, TDHxCTL1 = TDHxCTL1_200	T <sub>A</sub> = 25°C, V <sub>CC</sub> = 2.4 V	197	200	203	MHz
f <sub>TRIM(256MHz)</sub>	TDHMx = 1, TDHREGEN = 0, TDHCLKCR = 1, TDHxCTL1 = TDHxCTL1_256	T <sub>A</sub> = 25°C, V <sub>CC</sub> = 2.2 V	250	256	262	MHz

# Timer\_D, Frequency Multiplication Mode

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	External frequency tolerance			0		%
E(TDHREGEN = 1,64)	$f_{reference} = 8 \text{ MHz}, \text{TDHMx} = 0, \text{TDHREGEN} = 1, \\ \text{TDHCLKCR} = 0, \text{TDHCLKRx} = 0$	T <sub>A</sub> = 25°C, V <sub>CC</sub> = 1.8 V	-1		+1	%
E(TDHREGEN = 1,128)	$f_{reference}$ = 16 MHz, TDHMx = 0, TDHREGEN = 1, TDHCLKCR = 1, TDHCLKRx = 0	T <sub>A</sub> = 25°C, V <sub>CC</sub> = 2.0 V	-1		+1	%
E(TDHREGEN = 1,200)	$f_{reference}$ = 25 MHz, TDHMx = 0, TDHREGEN = 1, TDHCLKCR = 1, TDHCLKRx = 0	T <sub>A</sub> = 25°C, V <sub>CC</sub> = 2.4 V	-1		+1	%
E(TDHREGEN = 1,256)	$f_{reference}$ = 16 MHz, TDHMx = 1, TDHREGEN = 1, TDHCLKCR = 1, TDHCLKRx = 0	T <sub>A</sub> = 25°C, V <sub>CC</sub> =2.2 V	-1		+1	%



# Timer\_D, Input Capture and Output Compare Timing

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>TD,cap</sub>	Timer_D input capture timing, minimum pulse duration to trigger input capture event	f <sub>MAX</sub> = 262 MHz		4		ns
	Timer0_D input capture timing, matching between input capture channels P1.6 to P1.7 and P2.0.	f <sub>MAX</sub> = 262 MHz		1	2	LSB
t <sub>TD0,cap,matching</sub>	Timer0_D input capture timing, matching between input capture channels. P2.4 to P2.5 and P2.6.	f <sub>MAX</sub> = 262 MHz		3	4	LSB
	Timer1_D input capture timing, matching between input capture channels P2.1 to P2.2 and P2.3.	f <sub>MAX</sub> = 262 MHz		2	3	LSB
<sup>t</sup> TD1,cap,matching	Timer1_D input capture timing, matching between input capture channels. P2.7 to P3.0 and P3.1.	f <sub>MAX</sub> = 262 MHz		2	4	LSB
t <sub>TD01,cap,matching</sub>	Timer0_D and Timer1_D input capture timing, matching between input capture channels. Timer0_D is the high-resolution clock generator source.	f <sub>MAX</sub> = 262 MHz		4	8	LSB
		Rising edges, f <sub>MAX</sub> = 262 MHz			4	ns
t <sub>TD0,comp,matching</sub>	Timer0_D output compare timing, matching between output capture compare channels for pins P1.6, P1.6 and P2.0	Falling edges, f <sub>MAX</sub> = 262 MHz			4	ns
	and 1 2.0	Rising and falling edges, f <sub>MAX</sub> = 262 MHz			8	ns
$t_{\text{TD1,comp,matching}}$		Rising edges, f <sub>MAX</sub> = 262 MHz			4	ns
	Timer1_D output compare timing, matching between output capture compare channels for pins P2.1, P2.2, and P2.3	Falling edges, f <sub>MAX</sub> = 262 MHz			4	ns
	und 1 2.0	Rising and falling edges, f <sub>MAX</sub> = 262 MHz			8	ns
t <sub>TD01,comp,matching</sub>	Timer0_D and Timer1_D output compare timing, matching between output compare channels. Timer0_D is the high-resolution clock generator source	All edges, f <sub>MAX</sub> = 262 MHz			8	LSB



#### Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DV <sub>CC(PGM/ERASE)</sub>	Program and erase supply voltage		1.8		3.6	V
I <sub>PGM</sub>	Supply current from DVCC during program			3	5	mA
I <sub>ERASE</sub>	Supply current from DVCC during erase			2	6.5	mA
I <sub>MERASE</sub> , I <sub>BANK</sub>	Supply current from DVCC during mass erase or bank erase				2.5	mA
t <sub>CPT</sub>	Cumulative program time	See (1)			16	ms
	Program and erase endurance		10 <sup>4</sup>	10 <sup>5</sup>		cycles
t <sub>Retention</sub>	Data retention duration	$T_J = 25^{\circ}C$	100			years
t <sub>Word</sub>	Word or byte program time	See (2)	64		85	μs
t <sub>Block, 0</sub>	Block program time for first byte or word	See (2)	49		65	μs
t <sub>Block, 1-(N-1)</sub>	Block program time for each additional byte or word, except for last byte or word	See (2)	37		49	μs
t <sub>Block, N</sub>	Block program time for last byte or word	See (2)	55		73	μs
t <sub>Mass Erase</sub>	Mass erase time	See (2)	23		32	ms
t <sub>Seg Erase</sub>	Segment erase time	See (2)	23		32	ms
f <sub>MCLK,MGR</sub>	MCLK frequency in marginal read mode (FCLK4.MGR0 = 1 or FCTL4.MGR1 = 1)		0		1	MHz

<sup>(1)</sup> The cumulative program time must not be exceeded when writing to a 128-byte flash block. This parameter applies to all programming methods: individual word or byte write and block write modes.

#### JTAG and Spy-Bi-Wire Interface

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SBW</sub>	Spy-Bi-Wire input frequency	2.2 V, 3 V	0		20	MHz
t <sub>SBW,Low</sub>	Spy-Bi-Wire low clock pulse duration	2.2 V, 3 V	0.025		15	μs
t <sub>SBW, En</sub>	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) (1)	2.2 V, 3 V			1	μs
t <sub>SBW,Rst</sub>	Spy-Bi-Wire return to normal operation time		15		100	μs
	TCV input fragues as Assira ITAC (2)	2.2 V	0		5	MHz
f <sub>TCK</sub>	TCK input frequency, 4-wire JTAG (2)	3 V	0		10	MHz
R <sub>internal</sub>	Internal pull-down resistance on TEST	2.2 V, 3 V	45	60	80	kΩ

<sup>(1)</sup> Tools accessing the Spy-Bi-Wire interface need to wait for the minimum t<sub>SBW,En</sub> time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.


<sup>(2)</sup> These values are hardwired into the flash controller's state machine.

<sup>(2)</sup> f<sub>TCK</sub> may be restricted to meet the timing requirements of the module selected.



#### **INPUT/OUTPUT SCHEMATICS**

# Port P1, P1.0 to P1.5, Input/Output With Schmitt Trigger





## Table 46. Port P1 (P1.0 to P1.5) Pin Functions

DIN NAME (D4)		FUNCTION		CONTROL BITS/SIGNALS <sup>(1)</sup>					
PIN NAME (P1.x)	X	FUNCTION	P1DIR.x	P1SEL.x	P1MAP.x	CBPD.y			
P1.0/	0	P1.x (I/O)	I: 0; O: 1	0	Х	0			
PM_UCA0CLK/ PM_UCB0STE/		UCA0CLK/UCB0STE <sup>(2)</sup> (3)	0	1	default	0			
A0/		A0 <sup>(4)</sup>	Х	1	31 INCHx = 0	Х			
CB0		CB0	X	Х	Х	1 (y = 0)			
P1.1/	1	P1.x (I/O)	I: 0; O: 1	0	Х	0			
PM_UCA0TXD/ PM_UCA0SIMO/		PM_UCA0TXD/PM_UCA0SIMO <sup>(2)</sup>	0	1	default	0			
A1/		A1 <sup>(4)</sup>	X	1	31 INCHx = 1	Х			
CB1		CB1	X	X	Х	1 (y = 1)			
P1.2/	2	P1.x (I/O)	I: 0; O: 1	0	Х	0			
PM_UCA0RXD/ PM_UCA0SOMI/		PM_UCA0RXD/PM_UCA0SOMI(2)	0	1	default	0			
A2/		A2 <sup>(4)</sup>	X	1	31 INCHx = 2	Х			
CB2		CB2	X	Х	Х	1 (y = 2)			
P1.3/	3	P1.x (I/O)	I: 0; O: 1	0	Х	0			
PM_UCB0CLK/ PM_UCA0STE/		UCB0CLK/UCA0STE (2)	0	1	default	0			
A3/		A3 <sup>(4)</sup>	X	1	31 INCHx = 3	Х			
CB3		CB3	X	X	Х	1 (y = 3)			
P1.4/	4	P1.x (I/O)	I: 0; O: 1	0	X	0			
PM_UCB0SIMO/ PM_UCB0SDA/		PM_UCB0SIMO/PM_UCB0SDA <sup>(2) (5)</sup>	0	1	default	0			
A4/		A4 <sup>(4)</sup>	X	1	31 INCHx = 4	Х			
CB4		CB4	X	Х	Х	1 (y = 4)			
P1.5/	5	P1.x (I/O)	l: 0; O: 1	0	Х	0			
PM_UCB0SOMI/ PM_UCB0SCL/		PM_UCB0SOMI/PM_UCB0SCL <sup>(2) (5)</sup>	0	1	default	0			
A5/		A5 <sup>(4)</sup>	Х	1	31 INCHx = 5	Х			
CB5		CB5	X	Х	Х	1 (y = 5)			

X = Don't care

The pin direction is controlled by the USCI module.

UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output, USCI B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

MSP430F51x2 device only. If the I2C functionality is selected, the output drives only the logical 0 to  $V_{\rm SS}$  level.



# Port P1, P1.6 to P1.7, Input/Output With Schmitt Trigger





Table 47. Port P1 (P1.6 and P1.7) Pin Functions

PIN NAME (P1.x)	x	FUNCTION	CONTROL BITS/SIGNALS <sup>(1)</sup>			
			P1DIR.x	P1SEL.x	P1MAP.x	
P1.6/	6	P1.x (I/O)	I: 0; O: 1	0	Х	
PM_TD0.0		TD0.CCI0A	0	1	default	
		TD0.TA0	1	1	default	
P1.7/	7	P1.x (I/O)	I: 0; O: 1	0	Х	
PM_TD0.1		TD0.CCI1A	0	1	default	
		TD0.TA1	1	1	default	

(1) X = Don't care



# Port P2, P2.0 to P2.7, Input/Output With Schmitt Trigger



72



### Table 48. Port P2 (P2.0 to P2.7) Pin Functions

DINI NAME (DO)		FUNCTION	CONT	ROL BITS/SIG	SNALS
PIN NAME (P2.x)	x	FUNCTION	P2DIR.x	P2SEL.x	P2MAP.x
P2.0/	0	P2.x (I/O)	I: 0; O: 1	0	Х
PM_TD0.2		TD0.CCI2A	0	1	default
		TD0.TA2	1	1	default
P2.1/	1	P2.x (I/O)	I: 0; O: 1	0	Х
PM_TD1.0		TD1.CCI0A	0	1	default
		TD1.TA0	1	1	default
P2.2/	2	P2.x (I/O)	I: 0; O: 1	0	Х
PM_TD1.1		TD1.CCI1A	0	1	default
		TD1.TA1	1	1	default
P2.3/	3	P2.x (I/O)	I: 0; O: 1	0	0
PM_TD1.2		TD1.CCI2A	0	1	default
		TD1.TA2	1	1	default
P2.4/	4	P2.x (I/O)	I: 0; O: 1	0	Х
PM_TEC0CLR/		TD0.TECEXTCLR, controlled by enable signals in the TEC0 module	0	1	default
PM_TEC0FLT2/		TD0.TECXFLT2, controlled by enable signals in the TEC0 module	0	1	default
PM_TD0.0		TD0.TA0	1	1	default
P2.5/	5	P2.x (I/O)	I: 0; O: 1	0	х
PM_TEC0FLT0/		TD0.TECXFLT0, controlled by enable signals in the TEC0 module	0	1	default
PM_TD0.1		TD0.TA1	1	1	default
P2.6/	6	P2.x (I/O)	I: 0; O: 1	0	Х
PM_TEC0FLT1/		TD0.TECXFLT1, controlled by enable signals in the TEC0 module	0	1	default
PM_TD0.2		TD0.TA2	1	1	default
P2.7/	7	P2.x (I/O)	I: 0; O: 1	0	Х
PM_TEC1CLR/		TD1.TECEXTCLR, controlled by enable signals in the TEC1 module	0	1	default
PM_TEC1FLT1/		TD1.TECXFLT1, controlled by enable signals in the TEC1 module	0	1	default
PM_TD1.0		TD1.TA0	1	1	default



### Port P3, P3.0 and P3.1, Input/Output With Schmitt Trigger




Table 49. Port P3 (P3.0 and P3.1) Pin Functions

DINI NAME (D2)		FUNCTION	CONTROL BITS/SIGNALS				
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	P3SEL.x	P3MAP.x		
P3.0/	0	P3.x (I/O)	I: 0; O: 1	0	Х		
PM_TEC1FLT2/		TD1.TECXFLT2, controlled by enable signals in the TEC1 module	0	1	default		
PM_TD1.1		TD1.TA1	1	1	default		
P3.1/	1	P3.x (I/O)	I: 0; O: 1	0	Х		
PM_TEC1FLT0/		TD1.TECXFLT0, controlled by enable signals in the TEC1 module	0	1	default		
PM_TD1.2		TD1.TA2	1	1	default		



### Port P3, P3.2 and P3.3, Input/Output With Schmitt Trigger




Table 50. Port P3 (P3.2 and P3.3) Pin Functions

DIN NAME (D2 v)		FUNCTION	CONTROL BITS/SIGNALS <sup>(1)</sup>					
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	P3SEL.x	P3MAP.x	CBPD.y		
P3.2/	2	P3.x (I/O)	I: 0; O: 1	0	Х	0		
PM_TD0.0/		TD0.CCI0A	0	1	default	0		
PM_SMCLK/		SMCLK output	1	1	default	0		
CB14		CB14	Х	Χ	Х	1 (y = 14)		
P3.3/	3	P3.x (I/O)	I: 0; O: 1	0	Х	0		
PM_TA0CLK/		TA0.TA0CLK	0	1	default	0		
PM_CBOUT/		CBOUT	1	1	default	0		
CB13		CB13	Х	Х	Х	1 (y = 13)		

<sup>(1)</sup> X = Don't care



### Port P3, P3.4, Input/Output With Schmitt Trigger




Table 51. Port P3 (P3.4) Pin Functions

PIN NAME (P3.x)	x	FUNCTION	CONTROL BITS/SIGNALS <sup>(1)</sup>					
	^	FUNCTION	P3DIR.x	P3SEL.x	P3MAP.x			
P3.4/	4	P3.x (I/O)	I: 0; O: 1	0	Х	0		
PM_TD0CLK/		TD0 clock input	0	1	default	0		
PM_MCLK		MCLK output	1	1	default	0		

(1) X = Don't care



### Port P3, P3.5, Input/Output With Schmitt Trigger




Table 52. Port P3 (P3.5) Pin Functions

DINI NAME (D2 ×)	.,	FUNCTION		CONTROL BITS/SIGNALS <sup>(1)</sup>					
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	P3SEL.x	P3MAP.x	CBPD.y			
P3.5/	5	P3.x (I/O)	I: 0; O: 1	0	Х	0			
PM_TA0.2/		TA0.CCI2A	0	1	default	0			
		TA0.TA2	1	1	default	0			
VEREF+/		VEREF+ <sup>(2)</sup>	Х	1	31	Х			
A8/		A8 <sup>(2)</sup>	Х	1	INCHx=8	Х			
CB12		CB12	Х	Х	Х	1 (y = 12)			

<sup>(1)</sup> X = Don't care

<sup>(2)</sup> MSP430F51x2 devices only.



### Port P3, P3.6, Input/Output With Schmitt Trigger




Table 53. Port P3 (P3.6) Pin Functions

DIN NAME (D2 v)	.,	FUNCTION	(	CONTROL BITS/SIGNALS <sup>(1)</sup>					
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	P3SEL.x	P3MAP.x	CBPD.y			
P3.6/	6	P3.x (I/O) <sup>(2)</sup>	I: 0; O: 1	0	Х	0			
PM_TA0.1/		TA0.CCR0	0	1	default	0			
		TA0.TA1	1	1	default	0			
VEREF-/		VEREF- <sup>(3)</sup>	Х	1	31	Х			
A7/		A7 <sup>(3)</sup>	×	1	31 INCHx = 7	Х			
CB11		CB11	Х	Х	0	1 (y = 11)			

- (1) X = Don't care
- (2) Default condition.
- (3) MSP430F51x2 devices only.



### Port P3, P3.7, Input/Output With Schmitt Trigger




Table 54. Port P3 (P3.7) Pin Functions


DIN NAME (D2 v)		FUNCTION	CONTROL BITS/SIGNALS <sup>(1)</sup>					
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	P3SEL.2	P3MAP.x	CBPD.y		
P3.7/	7	P3.x (I/O) <sup>(1)</sup>	I: 0; O: 1	0	Х	0		
PM_TA0.0/		TA0.CCR0	0	1	default	0		
		TA0.TA0	1	1	default	0		
A6/		A6 <sup>(2)</sup>	х	1	31 INCHx = 6	Х		
CB10		CB10	Х	Х	0	1 (y = 10)		

<sup>(1)</sup> X = Don't care

<sup>(2)</sup> MSP430F51x2 devices only.




# Port J, J.0 JTAG pin TDO, Input/Output With Schmitt Trigger or Output





## Port J, J.1 to J.3 JTAG pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output





#### Table 55. Port PJ (PJ.0 to PJ.3) Pin Functions

				CONTROL BIT	S/ SIGNALS	1)
PIN NAME (PJ.x)	x	FUNCTION	PJDIR.x	PJSEL.x	JTAG MODE	CBPD.y
PJ.0/	0	PJ.x (I/O) <sup>(2)</sup>	I: 0; O: 1	0	0	0
SMCLK/		SMCLK	1	1	0	0
TDO/		TDO <sup>(3)</sup>	X	Х	1	Х
CB6		CB6	X	Х	0	1 (y = 6)
PJ.1/	1	PJ.x (I/O) <sup>(2)</sup>	I: 0; O: 1	0	0	0
MCLK/		MCLK	1	1	0	0
TDI/TCLK/		TDI/TCLK <sup>(3)</sup> (4)	X	Х	1	Х
CB7		CB7	0	Х	0	1 (y = 7)
PJ.2/	2	PJ.x (I/O) <sup>(2)</sup>	I: 0; O: 1	0	0	0
ADC10CLK/		ADC10CLK (See (5))	1	1	0	0
TMS/		TMS <sup>(3)</sup> (4)	X	Х	1	Х
CB8		CB8	X	Х	0	1 (y = 8)
PJ.3/	3	PJ.x (I/O) <sup>(2)</sup>	I: 0; O: 1	0	0	0
ACLK/		ACLK	1	1	0	0
TCK/		TCK <sup>(3)</sup> (4)	Х	Х	1	Х
CB9		CB9	Х	Х	0	1 (y = 9)


X = Don't care

Default condition

The pin direction is controlled by the JTAG module. In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are do not care. MSP430F51x2 device only.



### Port PJ.4, Input/Output With Schmitt Trigger





#### Port PJ.5, Input/Output With Schmitt Trigger




Table 56. Port PJ (PJ.4 and PJ.5) Pin Functions

			CONTROL BITS/SIGNALS <sup>(1)</sup>					
PIN NAME (PJ.x)	X	FUNCTION	PJDIR.x	PJSEL.4	PJSEL.5	XT1BYPAS S		
PJ.4/	4	PJ.x (I/O)	I: 0; O: 1	Х	0	х		
		F3.X (I/O)	1. 0, 0. 1	^	1	1		
XOUT		XOUT crystal mode <sup>(2)</sup>	Х	Х	1	0		
PJ.5/	5	PJ.x (I/O) <sup>(3)</sup>	I: 0; O: 1	Х	0	Х		
XIN		XIN crystal mode <sup>(4)</sup>	Х	Χ	1	0		
		XIN bypass mode <sup>(4)</sup>	Х	Χ	1	1		

<sup>(1)</sup> X = Don't care

<sup>(2)</sup> Setting PJSEL.5 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, PJ.4 can be used as general-purpose I/O.

<sup>(3)</sup> Setting PJSEL.5 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, PJ.4 can be used as general-purpose I/O.

<sup>(4)</sup> Setting PJSEL.5 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, PJ.5 is configured for crystal mode or bypass mode.



# Port PJ.6, Input/Output With Schmitt Trigger




Table 57. Port PJ (PJ.6) Pin Functions

PIN NAME (PJ.x)	х	FUNCTION	CONTROL BITS/SIGNALS <sup>(1)</sup>				
PIN NAME (PJ.X)	^		PJDIR.x	PJSEL.x	CBPD.y		
PJ.6/	6	PJ.x (I/O)	I: 0; O: 1	0	0		
TD1CLK/		TD1 clock input	0	1	0		
TD0.1/		TD0.TA1	1	1	0		
CB15		CB15	Х	Х	1 (y = 15)		

(1) X = Don't care



#### **DEVICE DESCRIPTORS**

Table 58 list the complete contents of the device descriptor tag-length-value (TLV) structure for each device type.

### Table 58. 'F51x2 Device Descriptor Table<sup>(1)</sup>

	Description	Address	Size bytes	'F5172 RSB	'F5172 DA	'F5152 RSB	'F5152 DA	'F5132 RSB	'F5132 DA
			bytes	Value	Value	Value	Value	Value	Value
Info Block	Info length	0x1A00	1	0x06	0x06	0x06	0x06	0x06	0x06
	CRC length	0x1A01	1	0x06	0x06	0x06	0x06	0x06	0x06
	CRC value	0x1A02	2	per unit	per unit	per unit	per unit	per unit	per unit
	Device ID	0x1A04	1	0x30	0x30	0x2C	0x2C	0x28	0x28
	Device ID	0x1A05	1	0x80	0x80	0x80	0x80	0x80	0x80
	Hardware revision	0x1A06	1	0x30	030	0x30	0x30	0x30	0x30
	Firmware revision	0x1A07	1	0x10	0x10	0x10	0x10	0x10	0x10
Die Record	Die Record Tag	0x1A08	1	0x08	08	0x08	08	0x08	08
	Die Record length	0x1A09	1	0x0A	0A	0x0A	0A	0x0A	0A
	Lot/Wafer ID	0x1A0A	4	per unit	per unit	per unit	per unit	per unit	per unit
	Die X position	0x1A0Eh	2	per unit	per unit	per unit	per unit	per unit	per unit
	Die Y position	0x1A10	2	per unit	per unit	per unit	per unit	per unit	per unit
	Test results	0x1A12	2	per unit	per unit	per unit	per unit	per unit	per unit
ADC10 Calibration	ADC10 Calibration Tag	0x1A14	1	0x13	0x13	0x13	0x13	0x13	0x13
	ADC10 Calibration length	0x1A15	1	0x10	0x10	0x10	0x10	0x10	0x10
	ADC Gain Factor	0x1A16	2	per unit	per unit	per unit	per unit	per unit	per unit
	ADC Offset	0x1A18	2	per unit	per unit	per unit	per unit	per unit	per unit
	ADC 1.5-V Reference Temp. Sensor 30°C	0x1A1A	2	per unit	per unit	per unit	per unit	per unit	per unit
	ADC 1.5-V Reference Temp. Sensor 85°C	0x1A1C	2	per unit	per unit	per unit	per unit	per unit	per unit
	ADC 2.0-V Reference Temp. Sensor 30°C	0x1A1Eh	2	per unit	per unit	per unit	per unit	per unit	per unit
	ADC 2.0-V Reference Temp. Sensor 85°C	0x1A20	2	per unit	per unit	per unit	per unit	per unit	per unit
	ADC 2.5-V Reference Temp. Sensor 30°C	0x1A22	2	per unit	per unit	per unit	per unit	per unit	per unit
	ADC 2.5-V Reference Temp. Sensor 85°C	0x1A24	2	per unit	per unit	per unit	per unit	per unit	per unit
REF User Calibration	REF Tag	0x1A26	1	0x12	0x12	0x12	0x12	0x12	0x12
	REF length	0x1A27	1	0x06	0x06	0x06	0x06	0x06	0x06
	REF 1.5-V Reference	0x1A28	2	0xFF	0xFF	0xFF	0xFF	0xFF	0xFF
	REF 2.0-V Reference	0x1A2A	2	0xFF	0xFF	0xFF	0xFF	0xFF	0xFF
	REF 2.5-V Reference	0x1A2C	2	0xFF	0xFF	0xFF	0xFF	0xFF	0xFF
Timer_D0 Calibration	Timer_D Tag	0x1A2E	1	0x15	0x15	0x15	0x15	0x15	0x15
	Timer_D length	0x1A30	1	80x0	80x0	0x08	0x08	0x08	0x08
	Timer_D 64-MHz frequency	0x1A31	2	per unit	per unit	per unit	per unit	per unit	per unit
	Timer_D 128-MHz frequency	0x1A32	2	per unit	per unit	per unit	per unit	per unit	per unit
	Timer_D 200-MHz frequency	0x1A34	2	per unit	per unit	per unit	per unit	per unit	per unit
	Timer_D 256-MHz frequency	0x1A36	2	per unit	per unit	per unit	per unit	per unit	per unit
Timer_D1 Calibration	Timer_D Tag	0x1A38	1	0x15	0x15	0x15	0x15	0x15	0x15
	Timer_D length	0x1A39	1	0x08	0x08	0x08	0x08	0x08	0x08
	Timer_D 64-MHz frequency	0x1A3A	2	per unit	per unit	per unit	per unit	per unit	per unit
	Timer_D 128-MHz frequency	0x1A3C	2	per unit	per unit	per unit	per unit	per unit	per unit



### Table 58. 'F51x2 Device Descriptor Table<sup>(1)</sup> (continued)

	Description	Address	Size	'F5172 RSB	'F5172 DA	'F5152 RSB	'F5152 DA	'F5132 RSB	'F5132 DA
			bytes	Value	Value	Value	Value	Value	Value
	Timer_D 200-MHz frequency	0x1A3E	2	per unit	per unit	per unit	per unit	per unit	per unit
	Timer_D 256-MHz frequency	0x1A40	2	per unit	per unit	per unit	per unit	per unit	per unit
Peripheral Descriptor	Peripheral Descriptor Tag	0x1A42	1	0x02	0x02	0x02	0x02	0x02	0x02
	Peripheral Descriptor Length	0x1A43	1	0x53	0x53	0x53	0x53	0x53	0x53
	BSL Memory	0x1A44	2	0x8A08	0x8A08	0x8A08	0x8A08	0x8A08	0x8A08
	Information Memory	0x1A46	2	0x860C	0x860C	0x860C	0x860C	0x860C	0x860C
	RAM	0x1A48	2	0x2A0E	0x2A0E	0x2A0E	0x2A0E	0x280E	0x280E
	Main Memory	0x1A4A	2	0x9240	0x9240	0x9060	0x9060	0x8E70	0x8E70
	Delimiter	0x1A4C	1	0x00	0x00	0x00	0x00	0x00	0x00
	Peripheral count	0x1A4D	1	0x1C	0x1C	0x1B	0x1B	0x1B	0x1B
	MSP430CPUXV2	0x1A4E	2	0x2300	0x2300	0x2300	0x2300	0x2300	0x2300
	SBW	0x1A50	2	0x0F00	0x0F00	0x0F00	0x0F00	0x0F00	0x0F00
	EEM-S	0x1A52	2	0x0300	0x0300	0x0300	0x0300	0x0300	0x0300
	TI BSL	0x1A54	2	0xFC00	0xFC00	0xFC00	0xFC00	0xFC00	0xFC00
	SFR	0x1A56	2	0x4110	0x4110	0x4110	0x4110	0x4110	0x4110
	PMM	0x1A58	2	0x3002	0x3002	0x3002	0x3002	0x3002	0x3002
	FCTL	0x1A5A	2	0x3802	0x3802	0x3802	0x3802	0x3802	0x3802
	CRC16	0x1A5C	2	0x3C01	0x3C01	0x3C01	0x3C01	0x3C01	0x3C01
	CRC16_RB	0x1A5E	2	0x3D00	0x3D00	0x3D00	0x3D00	0x3D00	0x3D00
	RAMCTL	0x1A60	2	0x4400	0x4400	0x4400	0x4400	0x4400	0x4400
	WDT_A	0x1A62	2	0x4000	0x4000	0x4000	0x4000	0x4000	0x4000
	UCS	0x1A64	2	0x4801	0x4801	0x4801	0x4801	0x4801	0x4801
	SYS	0x1A66	2	0x4202	0x4202	0x4202	0x4202	0x4202	0x4202
	Shared REF	0x1A68	2	0xA003	0xA003	0xA003	0xA003	0xA003	0xA003
	Port Mapping	0x1A6A	2	0x1001	0x1001	0x1001	0x1001	0x1001	0x1001
	Port 1/2	0x1A6C	2	0x5104	0x5104	0x5104	0x5104	0x5104	0x5104
	Port 3/4	0x1A6E	2	0x5202	0x5202	0x5202	0x5202	0x5202	0x5202
	Port J	0x1A70	2	0x5F10	0x5F10	0x5F10	0x5F10	0x5F10	0x5F10
	TA0	0x1A72	2	0x610A	0x610A	0x610A	0x610A	0x610A	0x610A
	MPY32	0x1A74	2	0x8510	0x8510	0x8510	0x8510	0x8510	0x8510
	DMA with 3 channels	0x1A76	2	0x4704	0x4704	0x4704	0x4704	0x4704	0x4704
	USCI_A0/B0	0x1A78	2	0x900C	0x900C	0x900C	0x900C	0x900C	0x900C
	ADC10_A	0x1A7A	2	0xD318	0xD318	0xD318	0xD318	0xD318	0xD318
	COMP_B	0x1A7C	2	0xA818	0xA818	0x1A919	0xA818	0x1A919	0xA818
	TIMER_D0	0x1A7E	2	0xD624	0xD624	0xD624	0xD624	0xD624	0xD624
	TIMER_D1	0x1A80	2	0x6D04	0x6D04	0x6D04	0x6D04	0x6D04	0x6D04
	TEC_0	0x1A82	2	0x700C	0x700C	0x700C	0x700C	0x700C	0x700C
	TEC_1	0x1A84	2	0x7002	0x7002	0x7002	0x7002	0x7002	0x7002
Interrupts	COMP_B	0x1A86	1	0xA8	0xA8	0xA8	0xA8	0xA8	0xA8
	TEC_0	0x1A87	1	0x6D	0x6D	0x6D	0x6D	0x6D	0x6D
	TIMER_D0	0x1A88	1	0x62	0x62	0x62	0x62	0x62	0x62
	TIMER_D0	0x1A89	1	0x63	0x63	0x63	0x63	0x63	0x63
	WDTIFG	0x1A8A	1	0x40	0x40	0x40	0x40	0x40	0x40
	USCI_A0	0x1A8B	1	0x90	0x90	0x90	0x90	0x90	0x90
	USCI_B0	0x1A8C	1	0x91	0x91	0x91	0x91	0x91	0x91
	ADC10_A	0x1A8D	1	0xD0	0xD0	0xD0	0xD0	0xD0	0xD0
	TA0.CCIFG0	0x1A8E	1	0x60	0x60	0x60	0x60	0x60	0x60
	TA0.CCIFG14	0x1A8F	1	0x61	0x61	0x61	0x61	0x61	0x61
	DMA	0x1A90	1	0x46	0x46	0x46	0x46	0x46	0x46



## Table 58. 'F51x2 Device Descriptor Table<sup>(1)</sup> (continued)

	Description	Address	Size bytes	'F5172 RSB	'F5172 DA	'F5152 RSB	'F5152 DA	'F5132 RSB	'F5132 DA
	•			Value	Value	Value	Value	Value	Value
	TEC_1	0x1A91	1	0x6E	0x6E	0x6E	0x6E	0x6E	0x6E
	TIMER_D1	0x1A92	1	0x64	0x64	0x64	0x64	0x64	0x64
	TIMER_D1	0x1A93	1	0x65	0x65	0x65	0x65	0x65	0x65
	Port P1	0x1A94	1	0x50	0x50	0x50	0x50	0x50	0x50
	Port P2	0x1A95	1	0x51	0x51	0x51	0x51	0x51	0x51
	delimiter	0x1A96	1	0x00	0x00	0x00	0x00	0x00	0x00
Empty	Unused Memory	0x1A97 - 0x1AB9		0xFF	0xFF	0xFF	0xFF	0xFF	0xFF

### Table 59. 'F51x1 Device Descriptor Table<sup>(1)</sup>

	Description	Address	Size	'F5171 RSB	'F5171 DA	'F5151 RSB	'F5151 DA	'F5131 RSB	'F5131 DA
	·		bytes	Value	Value	Value	Value	Value	Value
Info Block	Info length	0x1A00	1	0x06	0x06	0x06	0x06	0x06	0x06
	CRC length	0x1A01	1	0x06	0x06	0x06	0x06	0x06	0x06
	CRC value	0x1A02	2	per unit	per unit	per unit	per unit	per unit	per unit
	Device ID	0x1A04	1	0x2E	0x2E	0x2A	0x2A	0x26	0x26
	Device ID	0x1A05	1	0x80	0x80	0x80	0x80	0x80	0x80
	Hardware revision	0x1A06	1	0x30	0x30	0x30	0x30	0x30	0x30
	Firmware revision	0x1A07	1	0x10	0x10	0x10	0x10	0x10	0x10
Die Record	Die Record Tag	0x1A08	1	0x08	08	0x08	08	0x08	08
	Die Record length	0x1A09	1	0x0A	0A	0x0A	0A	0x0A	0A
	Lot/Wafer ID	0x1A0A	4	per unit	per unit	per unit	per unit	per unit	per unit
	Die X position	0x1A0Eh	2	per unit	per unit	per unit	per unit	per unit	per unit
	Die Y position	0x1A10	2	per unit	per unit	per unit	per unit	per unit	per unit
	Test results	0x1A12	2	per unit	per unit	per unit	per unit	per unit	per unit
ADC10 Calibration	ADC10 Calibration Tag	0x1A14	1	0x05	0x05	0x05	0x05	0x05	0x05
	ADC10 Calibration length	0x1A15	1	0x10	0x10	0x10	0x10	0x10	0x10
	ADC Gain Factor	0x1A16	2	per unit	per unit	per unit	per unit	per unit	per unit
	ADC Offset	0x1A18	2	per unit	per unit	per unit	per unit	per unit	per unit
	ADC 1.5-V Reference Temp. Sensor 30°C	0x1A1A	2	per unit	per unit	per unit	per unit	per unit	per unit
	ADC 1.5-V Reference Temp. Sensor 85°C	0x1A1C	2	per unit	per unit	per unit	per unit	per unit	per unit
	ADC 2.0-V Reference Temp. Sensor 30°C	0x1A1Eh	2	per unit	per unit	per unit	per unit	per unit	per unit
	ADC 2.0-V Reference Temp. Sensor 85°C	0x1A20	2	per unit	per unit	per unit	per unit	per unit	per unit
	ADC 2.5-V Reference Temp. Sensor 30°C	0x1A22	2	per unit	per unit	per unit	per unit	per unit	per unit
	ADC 2.5-V Reference Temp. Sensor 85°C	0x1A24	2	per unit	per unit	per unit	per unit	per unit	per unit
REF User Calibration	REF Tag	0x1A26	1	0x12	0x12	0x12	0x12	0x12	0x12
	REF length	0x1A27	1	0x06	0x06	0x06	0x06	0x06	0x06
	REF 1.5-V Reference	0x1A28	2	0xFF	0xFF	0xFF	0xFF	0xFF	0xFF
	REF 2.0-V Reference	0x1A2A	2	0xFF	0xFF	0xFF	0xFF	0xFF	0xFF
	REF 2.5-V Reference	0x1A2C	2	0xFF	0xFF	0xFF	0xFF	0xFF	0xFF
Timer_D0 Calibration	Timer_D Tag	0x1A2E	1	0x15	0x15	0x15	0x15	0x15	0x15



## Table 59. 'F51x1 Device Descriptor Table<sup>(1)</sup> (continued)

						(00::::::::::::::::::::::::::::::::::::	,,		
	Description	Address	Size bytes	'F5171 RSB	'F5171 DA	'F5151 RSB	'F5151 DA	'F5131 RSB	'F5131 DA
			Dytes	Value	Value	Value	Value	Value	Value
	Timer_D length	0x1A30	1	80x0	0x08	0x08	0x08	0x08	0x08
	Timer_D 64-MHz frequency	0x1A31	2	per unit	per unit	per unit	per unit	per unit	per unit
	Timer_D 128-MHz frequency	0x1A32	2	per unit	per unit	per unit	per unit	per unit	per unit
	Timer_D 200-MHz frequency	0x1A34	2	per unit	per unit	per unit	per unit	per unit	per unit
	Timer_D 256-MHz frequency	0x1A36	2	per unit	per unit	per unit	per unit	per unit	per unit
Timer_D1 Calibration	Timer_D Tag	0x1A38	1	0x15	0x15	0x15	0x15	0x15	0x15
	Timer_D length	0x1A39	1	80x0	80x0	0x08	0x08	0x08	0x08
	Timer_D 64-MHz frequency	0x1A3A	2	per unit	per unit	per unit	per unit	per unit	per unit
	Timer_D 128-MHz frequency	0x1A3C	2	per unit	per unit	per unit	per unit	per unit	per unit
	Timer_D 200-MHz frequency	0x1A3E	2	per unit	per unit	per unit	per unit	per unit	per unit
	Timer_D 256-MHz frequency	0x1A40	2	per unit	per unit	per unit	per unit	per unit	per unit
Peripheral Descriptor	Peripheral Descriptor Tag	0x1A42	1	0x02	0x02	0x02	0x02	0x02	0x02
	Peripheral Descriptor Length	0x1A43	1	0x51	0x51	0x51	0x51	0x51	0x51
	BSL Memory	0x1A44	2	0x8A08	0x8A08	0x8A08	0x8A08	0x8A08	0x8A08
	Information Memory	0x1A46	2	0x860C	0x860C	0x860C	0x860C	0x860C	0x860C
	RAM	0x1A48	2	0x2A0E	0x2A0E	0x2A0E	0x2A0E	0x280E	0x280E
	Main Memory	0x1A4A	2	0x9240	0x9240	0x9060	0x9060	0x8E70	0x8E70
	Delimiter	0x1A4C	1	0x00	0x00	0x00	0x00	0x00	0x00
	Peripheral count	0x1A4D	1	0x1B	0x1B	0x1B	0x1B	0x1B	0x1B
	MSP430CPUXV2	0x1A4E	2	0x2300	0x2300	0x2300	0x2300	0x2300	0x2300
	SBW	0x1A50	2	0x0F00	0x0F00	0x0F00	0x0F00	0x0F00	0x0F00
	EEM-S	0x1A52	2	0x0300	0x0300	0x0300	0x0300	0x0300	0x0300
	TI BSL	0x1A54	2	0xFC00	0xFC00	0xFC00	0xFC00	0xFC00	0xFC00
	SFR	0x1A56	2	0x4110	0x4110	0x4110	0x4110	0x4110	0x4110
	PMM	0x1A58	2	0x3002	0x3002	0x3002	0x3002	0x3002	0x3002
	FCTL	0x1A5A	2	0x3802	0x3802	0x3802	0x3802	0x3802	0x3802
	CRC16	0x1A5C	2	0x3C01	0x3C01	0x3C01	0x3C01	0x3C01	0x3C01
	CRC16_RB	0x1A5E	2	0x3D00	0x3D00	0x3D00	0x3D00	0x3D00	0x3D00
	RAMCTL	0x1A60	2	0x4400	0x4400	0x4400	0x4400	0x4400	0x4400
	WDT_A	0x1A62	2	0x4000	0x4000	0x4000	0x4000	0x4000	0x4000
	UCS	0x1A64	2	0x4801	0x4801	0x4801	0x4801	0x4801	0x4801
	SYS	0x1A66	2	0x4202	0x4202	0x4202	0x4202	0x4202	0x4202
	Shared REF	0x1A68	2	0xA003	0xA003	0xA003	0xA003	0xA003	0xA003
	Port Mapping	0x1A6A	2	0x1001	0x1001	0x1001	0x1001	0x1001	0x100
	Port 1/2	0x1A6C	2	0x5104	0x5104	0x5104	0x5104	0x5104	0x5104
	Port 3/4	0x1A6E	2	0x5202	0x5202	0x5202	0x5202	0x5202	0x5202
	Port J	0x1A70	2	0x5F10	0x5F10	0x5F10	0x5F10	0x5F10	0x5F1
	TA0	0x1A72	2	0x610A	0x610A	0x610A	0x610A	0x610A	0x610A
	MPY32	0x1A74	2	0x8510	0x8510	0x8510	0x8510	0x8510	0x8510
	DMA with 3 channels	0x1A76	2	0x4704	0x4704	0x4704	0x4704	0x4704	0x4704
	USCI A0/B0	0x1A78	2	0x900C	0x900C	0x900C	0x900C	0x900C	0x9000
	COMP_B	0x1A7A	2	0x4830	0xA830	0xA830	0xA830	0xA830	0xA830
	TIMER_D0	0x1A7C	2	0xD624	0x7630	0xD624	0xD624	0x/1636	0xD62
	TIMER_D1	0x1A7E	2	0x6D024	0x6D024	0x6D04	0x6D024	0x6D024	0x6D02
	TEC_0	0x1A7L 0x1A80	2	0x0D04 0x700C	0x700C	0x0D04 0x700C	0x0D04 0x700C	0x0D04 0x700C	0x7000
	TEC_0	0x1A80	2	0x700C 0x7002	0x700C	0x700C 0x7002	0x700C	0x700C 0x7002	0x7000
Interrupts	COMP_B								
	LUMP B	0x1A83	1	0xA8	0xA8	0xA8	0xA8	0xA8	0xA8



## Table 59. 'F51x1 Device Descriptor Table<sup>(1)</sup> (continued)

	Description	Address	Size	'F5171 RSB	'F5171 DA	'F5151 RSB	'F5151 DA	'F5131 RSB	'F5131 DA
	-		bytes	Value	Value	Value	Value	Value	Value
	TIMER_D0	0x1A85	1	0x62	0x62	0x62	0x62	0x62	0x62
	TIMER_D0	0x1A86	1	0x63	0x63	0x63	0x63	0x63	0x63
	WDTIFG	0x1A87	1	0x40	0x40	0x40	0x40	0x40	0x40
	USCI_A0	0x1A88	1	0x90	0x90	0x90	0x90	0x90	0x90
	USCI_B0	0x1A89	1	0x91	0x91	0x91	0x91	0x91	0x91
	ADC10_A	0x1A8A	1	0xD0	0xD0	0xD0	0xD0	0xD0	0xD0
	TA0.CCIFG0	0x1A8B	1	0x60	0x60	0x60	0x60	0x60	0x60
	TA0.CCIFG14	0x1A8C	1	0x61	0x61	0x61	0x61	0x61	0x61
	DMA	0x1A8D	1	0x46	0x46	0x46	0x46	0x46	0x46
	TEC_1	0x1A8E	1	0x6E	0x6E	0x6E	0x6E	0x6E	0x6E
	TIMER_D1	0x1A8F	1	0x64	0x64	0x64	0x64	0x64	0x64
	TIMER_D1	0x1A90	1	0x65	0x65	0x65	0x65	0x65	0x65
	Port P1	0x1A91	1	0x50	0x50	0x50	0x50	0x50	0x50
	Port P2	0x1A92	1	0x51	0x51	0x51	0x51	0x51	0x51
	delimiter	0x1A93	1	0x00	0x00	0x00	0x00	0x00	0x00
Empty	Unused Memory	0x1A94 - 0x1AB9		0xFF	0xFF	0xFF	0xFF	0xFF	0xFF



### **REVISION HISTORY**

REVISION	COMMENTS
SLAS619	Product Preview release
SLAS619A	Production Data release
SLAS619B	Changed Table 7.
SLAS619C	Changed Comparator_B V <sub>REF</sub> MAX from ±1% to ±1.5% for all test conditions in Comparator_B.
SLAS619D	Table 1, Corrected number of I/Os for all entries.
	Functional Block Diagram, MSP430F51x2 and Functional Block Diagram, MSP430F51x1, Corrected typo on P2 port name.
	Recommended Operating Conditions, Corrected typo in f <sub>SYSTEM</sub> V <sub>CC</sub> conditions on VCORE = 3 row.
	PMM, Brown-Out Reset (BOR), Changed parameter descriptions for V <sub>(DVCC_BOR_IT-)</sub> and V <sub>(VCORE_BOR_IT-)</sub> .
SLAS619E	Table 10, changed "SYSRSTIV, System Reset" interrupt event at offset 1Ch to Reserved.
	Low-Power Mode Supply Currents (Into V <sub>CC</sub> ) Excluding External Current, Changed some typical and maximum current numbers at 85°C.
	Table 46, Corrected note regarding USCI CLK function taking precedence over USCI STE function.
SLAS619F	Removed all occurrences of ROSC; does not apply to this device.
SLAS619G	Recommended Operating Conditions, Added note regarding interaction between minimum VCC and SVSH.  Internal Reference, Low-Frequency Oscillator (REFO), Corrected t <sub>START</sub> UNIT (changed from μA to μs).



18-May-2012

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
MSP430F5131IDA	ACTIVE	TSSOP	DA	38	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5131IDAR	ACTIVE	TSSOP	DA	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5131IRSBR	ACTIVE	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5131IRSBT	ACTIVE	WQFN	RSB	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5132IDA	ACTIVE	TSSOP	DA	38	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5132IDAR	ACTIVE	TSSOP	DA	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5132IRHAR	OBSOLETE	VQFN	RHA	40		TBD	Call TI	Call TI	
MSP430F5132IRHAT	OBSOLETE	VQFN	RHA	40		TBD	Call TI	Call TI	
MSP430F5132IRSBR	ACTIVE	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5132IRSBT	ACTIVE	WQFN	RSB	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5151IDA	ACTIVE	TSSOP	DA	38	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5151IDAR	ACTIVE	TSSOP	DA	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5151IRSBR	ACTIVE	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5151IRSBT	ACTIVE	WQFN	RSB	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5152IDA	ACTIVE	TSSOP	DA	38	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5152IDAR	ACTIVE	TSSOP	DA	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5152IRHAR	OBSOLETE	VQFN	RHA	40		TBD	Call TI	Call TI	
MSP430F5152IRHAT	OBSOLETE	VQFN	RHA	40		TBD	Call TI	Call TI	





www.ti.com 18-May-2012

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
MSP430F5152IRSBR	ACTIVE	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5152IRSBT	ACTIVE	WQFN	RSB	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5171IDA	ACTIVE	TSSOP	DA	38	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5171IDAR	ACTIVE	TSSOP	DA	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5171IRSBR	ACTIVE	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5171IRSBT	ACTIVE	WQFN	RSB	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5172IDA	ACTIVE	TSSOP	DA	38	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5172IDAR	ACTIVE	TSSOP	DA	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5172IRSBR	ACTIVE	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430F5172IRSBT	ACTIVE	WQFN	RSB	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



### **PACKAGE OPTION ADDENDUM**

18-May-2012

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012

### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F5131IDAR	TSSOP	DA	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
MSP430F5131IRSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F5131IRSBT	WQFN	RSB	40	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F5132IDAR	TSSOP	DA	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
MSP430F5132IRSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F5132IRSBT	WQFN	RSB	40	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F5151IDAR	TSSOP	DA	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
MSP430F5151IRSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F5151IRSBT	WQFN	RSB	40	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F5152IDAR	TSSOP	DA	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
MSP430F5152IRSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F5152IRSBT	WQFN	RSB	40	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F5171IDAR	TSSOP	DA	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
MSP430F5171IRSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F5171IRSBT	WQFN	RSB	40	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MSP430F5172IDAR	TSSOP	DA	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
MSP430F5172IRSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2



www.ti.com 14-Jul-2012




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F5131IDAR	TSSOP	DA	38	2000	367.0	367.0	45.0
MSP430F5131IRSBR	WQFN	RSB	40	3000	367.0	367.0	35.0
MSP430F5131IRSBT	WQFN	RSB	40	250	210.0	185.0	35.0
MSP430F5132IDAR	TSSOP	DA	38	2000	367.0	367.0	45.0
MSP430F5132IRSBR	WQFN	RSB	40	3000	367.0	367.0	35.0
MSP430F5132IRSBT	WQFN	RSB	40	250	210.0	185.0	35.0
MSP430F5151IDAR	TSSOP	DA	38	2000	367.0	367.0	45.0
MSP430F5151IRSBR	WQFN	RSB	40	3000	367.0	367.0	35.0
MSP430F5151IRSBT	WQFN	RSB	40	250	210.0	185.0	35.0
MSP430F5152IDAR	TSSOP	DA	38	2000	367.0	367.0	45.0
MSP430F5152IRSBR	WQFN	RSB	40	3000	367.0	367.0	35.0
MSP430F5152IRSBT	WQFN	RSB	40	250	210.0	185.0	35.0
MSP430F5171IDAR	TSSOP	DA	38	2000	367.0	367.0	45.0
MSP430F5171IRSBR	WQFN	RSB	40	3000	367.0	367.0	35.0
MSP430F5171IRSBT	WQFN	RSB	40	250	210.0	185.0	35.0
MSP430F5172IDAR	TSSOP	DA	38	2000	367.0	367.0	45.0
MSP430F5172IRSBR	WQFN	RSB	40	3000	367.0	367.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Package complies to JEDEC MO-220 variation VJJD-2.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



### RSB (S-PWQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4207183-2/P 06/12

NOTE: All linear dimensions are in millimeters



## RSB (S-PWQFN-N40)

### PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



## DA (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

38 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- ⚠ Falls within JEDEC MO−153, except 30 pin body length.



# DA (R-PDSO-G38)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Contact the board fabrication site for recommended soldermask tolerances.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>