

Driving synchronous switches

Avoiding "short through" current spikes caused by "cross-conduction" (simultaneous conduction) of synchronously switching MOSFETS

RW Erickson



Let's assume in >0, and examine the Q-sQ, switching transition.



Dead time is inserted between the Qz turn off command and the Q, turn on command, to ensure that Q, and Qz do not simultaneously conduct. Typical dead times range from tens to hyndreds of nanoseconds. The dead time is chosen to exceed the

worst-case difference between the driver turn-off and turn-on propagation delay times, plus the worst-case difference between the MOSFET turn-off and turn-on switching delay times.

Insertion of sufficient dead time is a good start, but it does not alone guarantee the absence of cross-conduction of Q_1 and Q_2 . Even after the driver has turned off Q_2 , it is possible for excessive $\frac{dv_{ds2}}{dt}$ to turn Q_2 on again. This can happen during the turn-on transition of Q_1 .

MOSFET equivalent circuit

gate Cds To drain


+ cgs To Source

Although Eds is substantially smaller than Egs, the charge on Eds can be large because of the large value of vys.


Indeed, it is not unusual for Egd to exceed Egs.

when vas changes current flows through Cds. This current can flow either through Cgs (thereby changing vgs) or through the gate driver.

How well is the gate driver able to maintain $\frac{1}{9}$ s/t) at a constant desired value while $\frac{1}{9}$ charges? In particular, can the gate driver keep $\frac{1}{9}$ off by maintaining $\frac{1}{9}$ s2/t) $\frac{1}{9}$ Vyh, during the turn-on transition of $\frac{1}{9}$?



Gate doiver equivalent circuit




Although the circuitry inside the gate driver is nonlinear, a linearized Thevenin equivalent model of the driver output port is reasonably accurate and gives insight into the problem considered here. The Thevenin resistance Rth depends on the size of the driver output-stage transistors, and possibly other quantities as well.

Datashet specifications of the driver peak current capability amount to a specification of Rth. For example, a "3A gate driver" may be defined as follows:

i = -3A under the conditions $v_{c2} = 0$ and $v_{gs2} = 15V$ R+h $v_{c2} = 0$ ov $\frac{1}{4}$ $v_{gs2} = 15V$ $v_{gs2} = 15V$ $v_{gs2} = 15V$ $v_{gs2} = 15V$

So during the turn-on transition of Q_1 , the Q_2 gate driver behaves as resister R_{th} and the circuit is



As long as v_{gs2} is zero, the dinver current is $i_2 = \frac{v_{gs2}}{Rth} = 0$. So all of i_{gd2} flows (initially)


into C_{gs} and causes v_{gs2} to increase.

Increasing v_{gs2} allows the driver to sink current $i_2 = \frac{v_{gs2}}{Rth}$. Is this sufficient to maintain $v_{gs2}(t) \leq v_{th}$ so that Q_2 remains off?

It depends on the magnitude of $i_{gd2}(t)$, and hence on $d_{vds2}(t)$.

In practice, it is very easy for drasz (6)
to turn Q_2 on again. When this happens, substantial oscillations in $v_{gs2}(t)$ and $v_{ss2}(t)$ are observed, and the switching loss is much greater than expected.

A common solution to this problem is the addition of a resistor/diode network that slows down the turn-on transition of Q;



Rg1 is typically a few ohms or a few tens of ohms, and slows down the turn-on transition of Q1. This reduces d vasztt) of Sufficiently so that the Q2 gate driver is able to hold Q2 off during the

Q turn-on transition. Diade By allows Q to be turned off quickly.

The above discussion applies to MOSFETS that operate as synchronous rectifiers. If it can reverse polarity, then an Rg2/Dg2 retwork placed in series with the gate of Q2 will protect the above phenomena from occuring in Q1.

A small number of commercial gate drivers apply a negative voltage when the transister is off. This achieves additional immunity from the dras induced parasitic southling described above.