#### CS 61C:

Great Ideas in Computer Architecture

Lecture 11: RISC-V Processor Datapath

Krste Asanović & Randy Katz

http://inst.eecs.berkeley.edu/~cs61c/fa17

# Recap: Complete RV32I ISA

	imm[31:12]			rd	0110111	LUI
	imm[31:12]			rd	0010111	AUIPC
imı	n[20 10:1 11 19]	9:12]		rd	1101111	JAL
imm[11:	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:		rs1	000	rd	0000011	LB
imm[11:		rs1	001	rd	0000011	LH
imm[11:	0]	rs1	010	rd	0000011	LW
imm[11:	0]	rs1	100	rd	0000011	LBU
imm[11:	0]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:		rs1	000	rd	0010011	ADDI
imm[11:	0]	rs1	010	rd	0010011	SLTI
imm[11:		rs1	011	rd	0010011	SLTIU
imm[11:	0]	rs1	100	rd	0010011	XORI
imm[11:	0]	rs1	110	rd	0010011	ORI
imm[11:	0]	rs1	111	rd	0010011	ANDI
0000000	1 .	4	001	,	0010011	1 0111


0000000	)	8	shamt	rs1	001	rd	0010011	SLLI
0000000	)		$_{ m shamt}$	rs1	101	rd	0010011	SRLI
0100000	)		shamt	rs1	101	rd	0010011	SRAI
0000000	)		rs2	rs1	000	rd	0110011	ADD
0100000	)		rs2	rs1	000	rd	0110011	SUB
0000000	)		rs2	rs1	001	rd	0110011	SLL
0000000	)		rs2	rs1	010	rd	0110011	SLT
0000000	)		rs2	rs1	011	rd	0110011	SLTU
0000000	)		rs2	rs1	100	rd	0110011	XOR
0000000	)		rs2	rs1	101	rd	0110011	SRL
0100000	)		rs2	rs1	101	rd	0110011	SRA
0000000	)		rs2	rs1	110	rd	0110011	OR
0000000	)		rs2	rs1	111	rd	0110011	AND
0000	pre	d	succ	00000	000	00000	0001111	FENCE
0000	000	0	0000	00000	001	00000	0001111	FENCE.I
000	000000	000		00000	000	00000	1110011	ECALL
000	000000	001		00000	000	00000	1110011	EBREAK
	csr			. rs1	001	rd	1110011	CSRRW
	csr		Not		610	rd	1110011	CSRRS
	csr			rs1	011	rd	1110011	CSRRC
	csr			zimm	101	rd	1110011	CSRRWI
	csr			zimm	110	rd	1110011	CSRRSI
	csr			zimm	111	rd	1110011	CSRRCI
								Ī

### State Required by RV32I ISA

Each instruction reads and updates this state during execution:


- Registers (x0..x31)
  - Register file (or regfile) Reg holds 32 registers x 32 bits/register: Reg [0].. Reg [31]
  - First register read specified by rs1 field in instruction
  - Second register read specified by rs2 field in instruction
  - Write register (destination) specified by rd field in instruction
  - x0 is always 0 (writes to Reg[0] are ignored)
- Program Counter (PC)
  - Holds address of current instruction
- Memory (MEM)
  - Holds both instructions & data, in one 32-bit byte-addressed memory space
  - We'll use separate memories for instructions (IMEM) and data (DMEM)
    - Later we'll replace these with instruction and data caches
  - Instructions are read (fetched) from instruction memory (assume IMEM read-only)
  - Load/store instructions access data memory

#### One-Instruction-Per-Cycle RISC-V Machine



- On every tick of the clock, the computer executes one instruction
- Current state outputs drive the inputs to the combinational logic, whose outputs settles at the values of the state before the next clock edge
- At the rising clock edge, all the state elements are updated with the combinational logic outputs, and execution moves to the next clock cycle

#### Basic Phases of Instruction Execution



### Implementing the **add** instruction


						_
0000000	rs2	rs1	000	$\operatorname{rd}$	0110011	ADD

Instruction makes two changes to machine's state:


$$-Reg[rd] = Reg[rs1] + Reg[rs2]$$

$$-PC = PC + 4$$

# Datapath for add



# Timing Diagram for add




### Implementing the **sub** instruction

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB

sub rd, rs1, rs2

- Almost the same as add, except now have to subtract operands instead of adding them
- inst[30] selects between add and subtract

# Datapath for add/sub



#### Implementing other R-Format instructions

_	_	_	_	_	_	_
0000000	rs2	rs1	000	rd	0110011	] ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	] SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
	1					

All implemented by decoding funct3 and funct7 fields and selecting appropriate ALU function

# Implementing the addi instruction

RISC-V Assembly Instruction:


addi x15, x1, -50

31	20	19 15	5 14 12	2 11 7	7 6 0
	imm[11:0]	rs1	funct3	rd	opcode
	12	5	3	5	7


111111001110	00001	000	01111	0010011
imm=-50	rs1=1	ADD	rd=15	OP-Imm

10/3/17


# Datapath for add/sub




# Adding addi to datapath



#### I-Format immediates







imm[31:0]

- High 12 bits of instruction (inst[31:20]) copied to low 12 bits of immediate (imm[11:0])
- Immediate is sign-extended by copying value of inst[31] to fill the upper 20 bits of the immediate value (imm[31:12])

#### Adding addi to datapath



#### TSMC Announces 3nm CMOS Fab



Latest Apple iPhone 8, iPhone X use TSMC's 10nm process technology.

3nm technology should allow 10x more stuff on the same sized chip (10/3)<sup>2</sup>

The new manufacturing plant will occupy nearly 200 acres and cost around \$15B, open in around 5 years (~2022).

Currently, fabs use 193nm light to expose masks

For 3nm, some layers will use Extreme Ultra-Violet (13.5nm)

#### Break!



10/3/17

### Implementing Load Word instruction

RISC-V Assembly Instruction:


 $1w \times 14, 8(x2)$ 

31	20 19	15 14	12 11	7 6	0
imm[11:0]	rs	1 funct	3 rd	opcode	;
12	5	3	5	7	


00000001000	00010	010	01110	0000011
imm=+8	rs1=2	LW	rd=14	LOAD

10/3/17


# Adding addi to datapath



# Adding **lw** to datapath



# Adding **lw** to datapath



#### All RV32 Load Instructions

imm[11:0]	rs1	000	rd	0000011	LB
imm[11:0]	rs1	001	rd	0000011	LH
imm[11:0]	rs1	010	rd	0000011	LW
imm[11:0]	rs1	100	rd	0000011	LBU
imm[11:0]	rs1	101	rd	0000011	LHU

funct3 field encodes size and signedness of load data

 Supporting the narrower loads requires additional circuits to extract the correct byte/halfword from the value loaded from memory, and sign- or zero-extend the result to 32 bits before writing back to register file.


#### Implementing Store Word instruction

RISC-V Assembly Instruction:


sw x14, 8(x2)

31	25 24	20 19	15 14 12	11 7	6 0
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7	5	5	3	5	7
offset[11:5]	$\operatorname{src}$	base	width	offset[4:0]	STORE
0000000	01110	00010	010	01000	0100011
offset[11:5]	rs2=14	rs1=2	SW	offset[4:0	] STORE
=0				=8	
10/3/17	0000	0000 01	L000 co	mbined 12-bit	offset = 8


# Adding **lw** to datapath




# Adding **sw** to datapath




# Adding **sw** to datapath



#### I-Format immediates






imm[31:0]

- High 12 bits of instruction (inst[31:20]) copied to low 12 bits of immediate (imm[11:0])
- Immediate is sign-extended by copying value of inst[31] to fill the upper 20 bits of the immediate value (imm[31:12])

#### I & S Immediate Generator

inst[31:0]




 Just need a 5-bit mux to select between two positions where low five bits of immediate can reside in instruction

Other bits in immediate are wired to fixed positions in instruction


imm[31:0]

# Implementing Branches




- B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents values -4096 to +4094 in 2-byte increments
- The 12 immediate bits encode *even* 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)


# Adding **sw** to datapath




# Adding branches to datapath



# Adding branches to datapath



### Branch Comparator




- BrEq = 1, if A=B
- BrLT = 1, if A < B
- BrUn =1 selects unsigned comparison for BrLT, 0=signed

• BGE branch: A >= B, if !(A<B)

# Administrivia (1/2)

Midterm 1 has been graded!



# Administrivia (2/2)

- Project 1 has been released
  - Part 1 is due next Monday
  - Project Party in Cory 293 on Wednesday 7-9pm (possibly later if needed)
- Homework 2 is due this Friday at 11:59pm
  - Will help to do this before the project!
- No Guerrilla Session this week—will start up again next Tuesday


#### Break!



10/3/17

## Multiply Branch Immediates by Shift?


- 12-bit immediate encodes PC-relative offset of -4096 to +4094 bytes in multiples of 2 bytes
- Standard approach: treat immediate as in range -2048..+2047, then shift left by 1 bit to multiply by 2 for branches



Each instruction immediate bit can appear in one of two places in output immediate value – so need one 2-way mux per bit

#### RISC-V Branch Immediates

- 12-bit immediate encodes PC-relative offset of -4096 to +4094 bytes in multiples of 2 bytes
- RISC-V approach: keep 11 immediate bits in fixed position in output value, and rotate LSB of S-format to be bit 12 of B-format



Only one bit changes position between S and B, so only need a single-bit 2-way mux

#### RISC-V Immediate Encoding

Instruction Encodings, inst[31:0]


<u></u>																	
	31	30	25	24	21	20	19	15	5 14	12	11	8	3	7	6	0	
		funct7			rs2		r	m s1	fun	ct3		ı	rd		opco	de R-t	ype
,																	
	imm[11:0]					rs1		funct3		$\operatorname{rd}$		opco	de I-ty	<b>р</b> е			
	imm[11:5]			rs2			rs1		funct3		imm[4:0]		opco	de S-t	ype		
ı																	
	imm[12	2] imm[	10:5]		rs2		r	m s1	fun	ct3	imr	n[4:1]	im	m[11]	opco	de B-t	ype
32-bit immediates produced, imm[31:0]										0 1							
					<u>3Z-</u>	DIC IIIII	HEUI	aces	<u>Ji Uu</u>	ucec	<i>i,</i> III	<u> </u>	<u> </u>	L			
3	31	0		20 19			12	11	10		5	4		1	0		
$-\inf[31]$ $-$							$ \operatorname{inst}[30:25]  \operatorname{inst}[24:21]  \operatorname{inst}[20] $ I-immediate										
inst[31] $$							ins	t[30:	25	inst	t[11:	:8]	inst[7]	]   S-ir	$\operatorname{nmediate}$		
															<b>→</b>		
$-\inf[31]$ $\inf[7]$						ing	t[30:	25]	inst	+[11·	.8]	0	B-i	mmediate			
— IIIsu[31] —							111	rs r[1]	1113	սլոս.	20]	1115	ULTI.	.0]	U	D-11	imiediate
Only bit 7 of instruction changes role in											role in						
Upper bits sign-extended from inst[31] always						:	mm,	adia	ta ha	24147	oon S	and I	D.	40			

#### Implementing **JALR** Instruction (I-Format)


31	20 19	15 14 12	11 7	6	0
imm[11:0]	rs1	funct3	rd	opcode	
12	5	3	5	7	
offset[11:0]	base	0	$\operatorname{dest}$	$_{ m JALR}$	

- JALR rd, rs, immediate
  - Writes PC+4 to Reg[rd] (return address)
  - Sets PC = Reg[rs1] + immediate
  - Uses same immediates as arithmetic and loads
    - no multiplication by 2 bytes


# Adding branches to datapath




## Adding **jalr** to datapath



## Adding **jalr** to datapath




## Implementing jal Instruction




- JAL saves PC+4 in Reg[rd] (the return address)
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within ±2<sup>19</sup> locations, 2 bytes apart
   ±2<sup>18</sup> 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost


# Adding jal to datapath



## Adding **jal** to datapath



# Single-Cycle RISC-V RV32I Datapath



#### And in Conclusion, ...

- Universal datapath
  - Capable of executing all RISC-V instructions in one cycle each
  - Not all units (hardware) used by all instructions
- 5 Phases of execution
  - IF, ID, EX, MEM, WB
  - Not all instructions are active in all phases
- Controller specifies how to execute instructions
  - what new instructions can be added with just most control?