

Signal	←Stable→			S e t	Wr Domain → Rd Domain			←Stable→			S e t	Rd Domain → Wr Domain				Wr Domain → Rd Domain				Rd Domain → Wr Domain			←Stable→		
set_full	0	...	0	1	0	...	0	0	...	0	0	0	...	0	0	0	...	0	0	0	0	0	...	0	
set_empty	0	...	0	0	0	...	0	0	...	0	1	0	...	0	0	0	...	0	0	0	0	0	...	0	
req latch	0	...	0	0	1	...	1	1	...	1	1	1	...	1	1	0	...	0	0	0	0	...	0	0	
req int reg	0	...	0	0	0	...	1	1	...	1	1	1	...	1	1	1	...	0	0	0	0	...	0	0	
req reg	0	...	0	0	0	...	0	1	...	1	1	1	...	1	1	1	...	1	0	0	0	...	0	0	
ack latch	0	...	0	0	0	...	0	0	...	0	0	1	...	1	1	1	...	1	1	0	...	0	0	...	0
ack int reg	0	...	0	0	0	...	0	0	...	0	0	0	...	1	1	1	...	1	1	1	...	0	0	...	0
ack reg	0	...	0	0	0	...	0	0	...	0	0	0	...	0	1	1	...	1	1	1	...	1	0	...	0
empty flag	1	...	1	1	0	...	0	0	...	0	0	0	...	0	0	0	...	0	0	0	...	0	1	...	1
full flag	0	...	0	0	0	...	0	1	...	1	1	0	...	0	0	0	...	0	0	0	...	0	0	...	0