Cycle	Decoding	← Data Input Stream															PDP State					Pixel Buffer			
0	1	XS	XE	YS	YE	D	D	D	D	D	D	D	D	D											
1	XS	XE	YS	YE	D	D	D	D	D	D	D	D	D			DR									
2	XE	YS	YE	D	D	D	D	D	D	D	D	D				DR	XS								
3	YS	YE	D	D	D	D	D	D	D	D	D					DR	XS	XE							
4	YE	D	D	D	D	D	D	D	D	D						DR	XS	XE	YS						
5	D	D	D	D	D	D	D	D	D							DR	XS	XE	YS	YE					
6	D	D	D	D	D	D	D	D								DR	XS	XE	YS	YE	DO				
7	D	D	D	D	D	D	D									DR	XS	XE	YS	YE	DO	D1			
8	D	D	D	D	D	D										DR	XS	XE	YS	YE	DO	D1	D2		
9	D	D	D	D	D											DR	XS	XE	YS	YE	DO	D1 Dis	D2 play	D3	
10	D	D	D	D												DR	XS	XE	YS +n	ΥE	D4				