

rebootingcomputing.ieee.org


4 things:

Processors ("cores")


Memory


Peripherals

I/O glue



Layers of abstraction





OS is ?

Manages computer resources


Protection

Memory management

Interface to I/O

Multics

B → C



Processor ✓
|
Data path, control ✓

Interrupts

Performance
|
Pipelining ✓
|
Process Scheduling in OS
|
Memory Management
|
Cache S ✓

Parallelism ✓

I/O disks
Networking
|
Disk scheduling
|
File systems

abebooks.com \$14.⁶⁵ + \$4 S&H

ISAs Instruction Set Arch.

Software

ISA



Assembly language
)asm
Machine language
l, p

LC-3, x86, ARM, Mips (LC-2200), SPARC

PowerPC, Itanium, ARB, Z800, PDP-11, 68000

6051 AVR

ISA -

State of the running program

Instruction semantics & how
they update the state

Instruction encoding -

Syntax

1st Standardized ISA IBM-360 Gene Amdahl
Over time it gets more complicated

Care about...


Fast

Cost

Memory cost - Instructions are short, variable

Energy, Power

\approx Cooling cost



Instruction semantics


Ease of use

Used to be: Humans

Today: can compile to it

Can't do everything
in HLL
Compilers are not perfect

Hungry ALU Arithmetic Logic Unit





$$\begin{aligned}a &= b + c; \\d &= e - f; \\g &= h \& i;\end{aligned}$$

ADD a, b, c
SUB d, e, f
AND g, h, i

Does all calculations

Operands are in memory



ADD a, b, c
SLOW

2 memory reads, 1 mem write

LC-3 8 Registers

LC-2200 16 Registers

x86 6 Registers

Ch 2

Using Registers

LD R₁, B

LD R₃, C

ADD R₁, R₂, R₃

ST A, R₁

("ST R₁, A")

① $X = B * B + 2 * A * B + A * A$

Use more than once, putting in
a reg. Saves time!


② Encoding

Addresses are today 64b

ADD A, B, C 192+ bits long |

Why not ∞ registers


i) Real estate on chip



Constants "Immediates"

$a = a + 4;$

Four
A



LD R1, A

LD R2, FOUR

ADD R1, R1, R2


ST A, R1

LD R1, A

ADDI R1, R1, 4

ST A, R1

Inst. Reg.



Struct {


int a;

int b;

} X;

X.a

X.b



$$X.a = X.a + X.b$$

ADD R1, R1, R2

R3

R1 \leftarrow Memory[X]

R2 \leftarrow Memory[X + 4]

Base + Offset

LDR R1, R3, 0

LDR R2, R3, 4

ADD R1, R1, R2

STR R1, R3, 0


Base+Offset assembler syntax

LD R1, 0(R3)

LD R1, 4(R3)

↑
WHY?

Type	Size	ISA viewpoint
int	4 bytes	
char	1 byte	Byte
short	2 bytes	"word"
long	4 or 8 bytes	Wordsize
float	4 bytes	
double	8 bytes	



Reg


LC-3	16b	16b
8051	8b	8b
"Ours"	32b	32b

"Addressability"
1 byte

Memory Address

16b	?
32b	

	1	48b
1000	AA	
1001	BB	
1002	CC	
1003	DD	
1004	EE	
1005	FF	
1006	12	
:		




- ① AA BB CC DD
- ② DD CC BB AA

? Big endian xnu

POWER

Little endian


x86 "Ours"



word at

1002?

Acme
CPU



Unaligned Access

Solution #1
Add shift/swap
Realigning HW
Solution #2
Feature it

1000 char x; \leftarrow 1B
1001 char y; \leftarrow 4B
int z; \leftarrow

LD R1, X
LD R2, Y
LD R3, Z

Computer protects you

x	y	/	/	/
z0	z1	z2	z3	

int a[], b[]

for ($i=0; i < N; i++$)

$$b[i] = a[i] + 4$$

a is in R1

b is in R2
i in R3

ADDR R8, R1,

SHL R4, R3, 2 } $a + 4 * i$

ADD R4, R1, R4 } $a[i]$

LW R5, 0(R4) }


. . .

LB load byte

LW load word

LH load halfword

New addressing mode: Base+index



Office hours cut short 2:15

Control flow

if ($x \neq 0$) $\{$

\emptyset

Σ

$y = y + 3$

$\}$

$y = y + 2;$

$\downarrow \downarrow$

BEQ R1, 0, Label

ADDI R2, R2, 3

Label:

ADDI R2, R2, 2

if ($x \neq 0$) $\{$

$y = y + 5$

$\}$ else $\{$

$y = y + 2$

"jump"

BEQ R1, 0 Label

ADDI R2, R2, 5

J End

Label:

ADDI R2, R2, 2

End:

Unconditional vs. Conditional (Absolute
addressing)

J <address>
J RI

32b

PC ← <Address>

BEQ RI, 0, <address>
(PC offset)
20b

if (RI == 0) {
PC ← PC + <PC offset>

Aside: unconditional branch

BNEQ RI, RI, address

Switch (k) {

case 0:

:

break;

case 1:

:

break;

case 2:

:

break;

default:

:

.

}

Convert to if-then-else

if ($k == 0$) {

:

} else if ($k == 1$) {

:

} else if ($k == 2$) {

:


} else {

:


.

}

Jump table



K is in RI



Assembly

Case_0:

J Exit

Case_1:

J Exit

Case_2:

J Exit


default:

Exit:

for (i=0; i<5; i++) {

stuff

}



i=0;

while (i<5) {

stuff

i++;

}

ANDI i, i, 0

Loop:

→ BGE i, 5, Exit

stuff

ADDI i, i, 1

J Loop

LC-2200


32-bit

16 Registers

Little endian

Fixed length instructions

R-type




I-type



J-type



O-type



add, nand R-type

addi, lw, sw, beq I-type

jalr J type

Halt D-type

\$0	\$zero
\$1	\$at
\$2	\$v0
\$3-\$5	\$a0-\$a2
\$6-\$8	\$t0-\$t2
\$9-\$11	\$s0-\$s2
\$12	\$k0
\$13	\$sp
\$14	\$fp
\$15	\$ra

32 bits of constant 0
Assembler
Return value
Arguments
Temporary
Saved general purpose regs
OS
Stack pointer
Frame pointer
Return address

Stacks

A push in LC-2200 is

add \$sp, \$sp, -1

push \$ra

sw \$ra, 0(\$sp)

A pop to reg \$t0 is

lw \$t0, (\$sp)

pop \$t0

add \$sp, \$sp, 1