


## Announcements

- ① Attend Recitation this week
  - ② Exam I moved Sept 29<sup>th</sup>
- 

Today : Finish Ch. 2  
Begin Ch. 3 - Start reading

# Styles of ISAs

# Operands per instruction



3-Operand

LC-3, LC-2200, ARM v7

ADD Dest, Src1, Src2  
↑      ↑      ↑

## 2 operand ISA

ADD R1, R2       $R1 \leftarrow R1 + R2$   
 $\times 86$

## 1 operand ISA

Implicit calculation register  
Accumulator - Acc

ADD R2       $Acc \leftarrow Acc + R2$

$A \leftarrow B + C$       
$$\begin{cases} LD\ B \\ ADD\ C \\ ST\ A \end{cases}$$

# 0-operand ISA

Polish notation

1  
2  
+  
3  
4  
+  
\*

(1+2)\*(3+4)

Push 1  
Push 2  
ADD  
PUSH 3  
PUSH 4  
ADD  
MUL

\*  
+  
-  
2  
+  
3  
4

(1+2)\*(3+4)

Stack in Memory


\$1000W

JVM

# Instruction encoding


Why use Accumulator or Stack ISA  
in 2016?

Memory of comm B/W is expensive




LC-2200


Reserved



shorter - less wasteful



Good for long  
Immediate



Zillion bits  
 $32b + 12 = 44b$

Var.  
length  
encoding

## Variable length instructions

+ ↗ Low memory use

- ↘ xx

Added loop

for var. length

1. Fetch from memory  $x$  bits
2. Decode to figure out what to do
3. Execute instruction

Fix all inst at  $X$  bits  
in length, ~~use~~ this arrow  
goes away

## Implement Processor (Ch. 3)

ISA restricts the hardware implementation  
DOES NOT dictate the implementation

x86, 8088, 286, 386, 486, Pentium

Fixed width easy to decode style

Reduced Inst. Set Computer      RISC  
Complex    "        "        "      CISC

P6 → Pentium Pro

ISA implementation is  
called a "Microarchitecture"

Want

Speed, Low energy consumption (battery life), low power dissipation (cooling), low cost

Speed is only concern — supercomputers,  
Data center servers

Embedded — IoT edge - low energy,  
low cost

↑

vs simple

$\equiv$

Logic Combinational logic  
Time-independent, binary function

$$f(x, y, z) = w$$

Sequential logic


$$f(x, y, z, \text{past inputs}) = w$$

Use both kinds to build  
a Turing Machine


# Memory elements

two kinds

LATCH




D	Q	EN
0	0	1
1	1	1
x	old Q	0




wire with  
delay as  
long as clock  
is high

F  
L  
I  
P  
  
F  
L  
O  
P


Sometimes want to sample  
D at an instant in time  
and then stop listening



Clock edge triggered



# Alternative Implementation



Positive  
edge  
triggered  
FF


State  
Machine

Use FF  
only one  
state advanced  
per clock

Why ever use a latch?

(cheaper than a FF (by a factor of ~2)


Use for memories



"Read not  
Write"

0 Read  
1 write

"write"  
"Load"






Announcements:

Exam moved to Sept. 29<sup>th</sup>.

HW #2 posted, Due at Recitation


Needed Registers



Datapath

Processes data


Oh yeah, and



Control path


State machine

# The story of an ADD instruction



# Interconnect blocks

Directly connect everything - spaghetti;



Isolation



Tri-state  
buffer

1  $D_{in} = D_{out}$


0 No connection  
(hi z)


Dout

WANT

wire

unconnected





Drive Signals (Dr.)

Loads (ld.)

Writes (Wr) RegSel

PC ALU Reg New OFF PC A B MAR IR Z Reg Mem Func RegSel

Fetch1

	1	0	0				1						
--	---	---	---	--	--	--	---	--	--	--	--	--	--

Fetch2

			1					1		0			
--	--	--	---	--	--	--	--	---	--	---	--	--	--


Fetch3

1					1								
---	--	--	--	--	---	--	--	--	--	--	--	--	--


Fetch4

	1				1						1		
--	---	--	--	--	---	--	--	--	--	--	---	--	--

Microcode



# State machine



Fetch  
Macro state  
(set of states)

Decode  
Macro state

Execute  
Macro state

# Fetch macro state

Fetch 1  $PC \rightarrow MAR$

$D_r PC = 1, Ld MAR = 1$

Fetch 2  $Mem[MAR] \rightarrow IR$

$D_r PC = 0, Ld MAR = 0$

$W_{rMEM} = 0$

$D_r Mem = 1$

$Ld IR = 1$

Fetch 3  $PC \rightarrow A$

$D_r PC = 1$   
 $Ld A = 1$

func	
00	Add
01	Nand
10	A - B
11	A + 1

Fetch 4  $A+1 \rightarrow PC$

$func = 11$   
 $D_r ALU$   
 $Ld PC$