CS 2200 - Introduction to Systems

Fall 2016

Homework 6

Rules:

- Please print a copy of the assignment and handwrite your answers. No electronic submissions are allowed. **Please print as one double-sided page.**
- This is an individual assignment. No collaboration is permitted.
- Due Date: 19th October 2016 6:05 PM (Start of recitation). Bring your BuzzCards.

Name (please print): CS2200 TAs	GTLogin: cs2200	Section CS2200
---------------------------------	-----------------	----------------

[I] For the program in number [II], write down all the instructions that are dependent on another instruction, and the kind of dependence they exhibit. Also write the potential hazard they can cause in any pipeline. (Hint: There are 3 kinds of dependencies)

[30 Pts]

Format: Say you had the below program, the answer should be formatted as:

```
add R1, R2, R3 ; I1 addi R4, R1, 1 ; I2
```

I2 depends on I1 : Pure dependence : RAW hazard

- I3 depends on I1: pure dependence: RAW hazard
- 14 depends on 12: pure dependence: RAW hazard
- 15 depends on I4: pure dependence and anti-dependence: RAW/WAW hazards
- 16 depends on 15: pure dependence: RAW hazard
- 17 depends on I2: pure dependence and anti-dependence: RAW/WAW hazard
- 18 depends on 13: anti-dependence: WAR hazard

[II] You are given a five stage pipeline with the following features:

[70 Pts]

- There is Data forwarding from EX and MEM to ID/RR
- There is a static predictor in the IF stage, that always predicts the branch as not taken
- Branches are resolved in the ID/RR stage
- Writes happen before reads (i.e. Register writes precede register reads)

The following sequence of instructions is run on this pipeline, fill out the cycle by cycle waterfall diagram. Assume all registers are initialized to zero, and the static predictor knows which addresses are branches.

```
addi R1, R0, 10
                                  ; I1
     R3, arr
la
                                  ; I2
loop:
        beg R2, R1, end
                                  ; I3
             R4, 0(R3)
                                  ; I4
        ldr
        addi R4, R4, 1
                                  ; I5
                                  ; I6
        STR R4, 0 (R3)
                                  ; I7
        addi R3, R3, 1
        addi R2, R2, 1
                                  ; I8
        beq R0, R0, loop
                                  ; I9
end:
        halt
                                  ; I10
```

arr: 0x4000

Cycle	IF	ID/RR	EX	MEM	WB
1	I1				
2	I2	I1			
3	13	12	I1		
4	14	l3	12	I1	
5	15	14	13	12	I 1
6	16	15	14	13	12
7	16	15	NOP	14	13
8	17	16	15	NOP	14
9	18	17	16	15	NOP
10	19	18	17	16	15
11	I10	19	18	17	16
12	13	NOP	19	18	17
13	14	13	NOP	19	18
14	15	14	13	NOP	19
15	16	I 5	14	13	NOP
16	16	15	NOP	14	13
17	17	16	15	NOP	14
18	18	17	16	15	NOP
19	19	18	17	16	15
20	I10	19	18	17	I 6

.

..