{"payload":{"header_redesign_enabled":false,"results":[{"id":"542641001","archived":false,"color":"#DAE1C2","followers":26,"has_funding_file":false,"hl_name":"snbk001/100DaysofRTL","hl_trunc_description":"100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":542641001,"name":"100DaysofRTL","owner_id":54323691,"owner_login":"snbk001","updated_at":"2022-11-06T07:02:18.458Z","has_issues":true}},"sponsorable":false,"topics":["makefile","verilog","synthesis","systemverilog","hdl","testbench","systemverilog-hdl","systemverilog-simulation","rtl-design","systemverilog-test-bench","edge-detector-with-mealy"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":55,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asnbk001%252F100DaysofRTL%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/snbk001/100DaysofRTL/star":{"post":"mHIZ57mbf0mVPw7fuXT4Y-lo5nrmdHAVrLa-oCz-Da1B5tnIMaGMqkMs4WHfTSLSlidHCCmxcBHcsGH9_S7SPw"},"/snbk001/100DaysofRTL/unstar":{"post":"gwg4EycdPYi99ksWVYYVIOigJrsjFpjlbcmXX7Kwoq32gREp1OMhOETE-AA3qXhxXWQBz14t0GhYAB3lwmJ3yQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"apjRhy6Glfv3oom4AAFQyYPwlr16c902Iq6sfwnhcgHFDrCxjN8AQF_PjNPULojqeeYZFSsuAgdLzeU48t652g"}}},"title":"Repository search results"}