
International Rectifier


PRELIMINARY

IRFR/U024N

HEXFET® Power MOSFET

- Ultra Low On-Resistance
- Surface Mount (IRFR024N)
- Straight Lead (IRFU024N)
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated






Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The D-PAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.



Absolute Maximum Ratings

	Parameter	Max.	Units	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	17		
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	12	A	
I _{DM}	Pulsed Drain Current ①⑥	68		
P _D @T _C = 25°C	Power Dissipation	45	W	
	Linear Derating Factor	0.30	W/°C	
V_{GS}	Gate-to-Source Voltage	± 20	V	
E _{AS}	Single Pulse Avalanche Energy@6	71	mJ	
I _{AR}	Avalanche Current①	10	А	
E _{AR}	Repetitive Avalanche Energy①	4.5	mJ	
dv/dt	Peak Diode Recovery dv/dt 3 6	5.0	V/ns	
TJ	Operating Junction and	-55 to + 175		
T _{STG}	Storage Temperature Range		°C	
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)		

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		3.3	
$R_{\theta JA}$	Case-to-Ambient (PCB mount)**		50	°C/W
$R_{\theta JA}$	Junction-to-Ambient		110	

^{**} When mounted on 1" square PCB (FR-4 or G-10 Material).
For recommended footprint and soldering techniques refer to application note #AN-994

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	55			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.052		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance			0.075	Ω	V _{GS} = 10V, I _D = 10A ④
V _{GS(th)}	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
9fs	Forward Transconductance	4.5			S	V _{DS} = 25V, I _D = 10A [©]
lana	Drain-to-Source Leakage Current			25	μA	V _{DS} = 55V, V _{GS} = 0V
I _{DSS}	Brain to Gource Leakage Guneric			250	μΑ	V _{DS} = 44V, V _{GS} = 0V, T _J = 150°C
1	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 20V
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -20V
Qg	Total Gate Charge			20		I _D = 10A
Q _{gs}	Gate-to-Source Charge			5.3	nC	V _{DS} = 44V
Q _{gd}	Gate-to-Drain ("Miller") Charge			7.6		V _{GS} = 10V, See Fig. 6 and 13 ⊕ 6
t _{d(on)}	Turn-On Delay Time		4.9			V _{DD} = 28V
t _r	Rise Time		34			I _D = 10A
t _{d(off)}	Turn-Off Delay Time		19		ns	$R_G = 24\Omega$
t _f	Fall Time		27			$R_D = 2.6\Omega$, See Fig. 10 ④
	Internal Drain Inductance		4.5			Between lead,
L _D	Internal Drain Inductance		4.5			6mm (0.25in.)
L _S	Internal Source Inductance		7.5		nH	from package
						and center of die contact® s
C _{iss}	Input Capacitance		370			V _{GS} = 0V
Coss	Output Capacitance		140		pF	$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		65			f = 1.0MHz, See Fig. 5

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions										
Is	Continuous Source Current			47.0		MOSFET symbol										
	(Body Diode)			- 17 S	A	showing the										
I _{SM}	Pulsed Source Current														^	integral reverse
	(Body Diode) ①		68	'	p-n junction diode.											
V_{SD}	Diode Forward Voltage			1.3	٧	$T_J = 25^{\circ}C$, $I_S = 10A$, $V_{GS} = 0V$ ④										
t _{rr}	Reverse Recovery Time		56	83	ns	$T_J = 25^{\circ}C, I_F = 10A$										
Q _{rr}	Reverse RecoveryCharge		120	180	nC	di/dt = 100A/µs ④⑥										
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)														

Notes:

- Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- \mathbb{Q} V_{DD} = 25V, starting T_J = 25°C, L = 1.0mH R_G = 25 Ω , I_{AS} = 10A. (See Figure 12)
- $\label{eq:loss} \begin{array}{l} \text{ } \Im \text{ } I_{SD} \leq 10A, \text{ di/dt} \leq 280A/\mu s, \text{ } V_{DD} \leq V_{(BR)DSS}, \\ T_{J} \leq 175^{\circ}C \end{array}$
- 4 Pulse width \leq 300 μ s; duty cycle \leq 2%.
- $\$ This is applied for I-PAK, L_S of D-PAK is measured between lead and center of die contact.
- © Uses IRFZ24N data and test conditions.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit






* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFETS

Package Outline

TO-252AA Outline

Dimensions are shown in millimeters (inches)



Part Marking Information TO-252AA (D-PARK)

EXAMPLE: THIS IS AN IRFR120

WITH ASSEMBLY LOT CODE 9U1P

RECTIFIER LOGO

ASSEMBLY
LOT CODE

RECTIFIER

IRFR
OF PART NUMBER


SECOND PORTION
OF PART NUMBER

IRFR/U024N

Package Outline

TO-251AA Outline

Dimensions are shown in millimeters (inches)



Part Marking Information TO-251AA (I-PARK)

EXAMPLE: THIS IS AN IRFU120

WITH ASSEMBLY LOT CODE 9U1P

RECTIFIER LOGO

ASSEMBLY LOT CODE

RECTIFIER OF PART NUMBER


SECOND PORTION OF PART NUMBER


OF PART NUMBER

Tape & Reel Information

TO-252AA


Dimensions are shown in millimeters (inches)





NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

1. OUTLINE CONFORMS TO EIA-481.

International Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331 EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020 IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897 IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086
IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371

http://www.irf.com/ Data and specifications subject to change without notice. 4/98

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/