




· Quads








$$AB\overline{c} + ABc$$

$$= AB(\overline{c}+c)$$

$$= AB$$

Q A


· Octets




sum of two ghods

obtain


· Example: Simplified expression for Boolean function Y using Karnaugh's map shown





· Overlapping Groups :




· Rolling the map :








. Eliminating redundant groups :



> The quod is redundant as all its i's have been included in 4 pairs!

• Example: Simplify Y = F(A,B,C,D) = \(\sigma m \) (7,9,10,11,12,13,14,15)



Y = AB+ AC + AD+ BCD

· Don't care conditions:

In some digital circuits, certain combinations of inputs are needed or are of no consequence to the desired outputs, these are called don't care conditions and are marked as 'x' in the truth table. This 'x' can be taken as either o or 1 depending upon which way it leads to a simplified Boolean function.

Exam	L	۱.	
	P	'n	

	В	С	\mathcal{I}	4
4	0	0	0	O
0	0	O	1	O
		1	0	0
0	0			-
O	O	١	1	0
0	١	0	.0	0
0	١	0	١	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
,	O	0	1	1
	0	1	0	×
			1	×
1	O	١		 -
ı	1	U	0	X
1	-1 -	0	1	×
1	1	1	0	×
1	1	١	1	<u>, </u>

K-map


	ē ī	<u>5</u> D	CD	CD
AB]	0	0	0	0
ĀB	0	0	0	0
Æ A	7	12	×	×
ĀĀ	0	13	- 1 - 2	<u>x</u>

.. Y= AD

(other wise, it would have been


all 'x' are don't care conditions


· Example: Give the simplest circuit to implement the following function: Y = F(A, B, e, D) = Zm (7) + d (10, 11, 12, 13, 14, 15)



K-map of function Y If we combine one x with 11 and make a pair Y = BCD

(otherwise Y would have been A B c D)





Α	В	SUM	CARRY
0	0	0	0
0	1	١	0
	0	١	0
	1	0	1

$$= \overline{A}B + A\overline{B}, : SUM = \overline{A}B + A\overline{B} = A \oplus B$$

$$CARRY = A.B$$

$$(C_0)$$


11. Full-adder

Truth table


LANAN LODIE					
A	В	0		SUM	CARRY
0	0	0		0	0
0	0	١		l	0
0	1	1	0	1	0
0	1	1		0	1
1	0	0)	1	0
1		1		0	1
1		1)	0	1
1		1	1	1	1

SDM =
$$C_0[\overline{A}\overline{B} + A\overline{B}] + \overline{C}_0[\overline{A}B + A\overline{B}]$$

= $C_0[\overline{A}\overline{B} + A\overline{B}] + \overline{C}_0[\overline{A}B + A\overline{B}]$
= $C_0[\overline{A}B + A\overline{B}] + \overline{C}_0[\overline{A}B + A\overline{B}]$



K-MAP for CARRY



CARRY = AB+BC+ACO


Problem:

Realise Y = AB + c using only one types of gates.


Method 1

Using NOR gates only:

WE can use only universal gate ie NOR or NAND to make circuits with only 1 gate



Using NAND gates only: Method 2



Method 3

$$Y = A \cdot B + \overline{c}$$

$$= \overline{A \cdot B + \overline{c}}$$

$$= \overline{(A \cdot B) \cdot C}$$

A
$$A = A \cdot B + C$$

C $A \cdot B + C$


Note: The last circuit can be obtained from second one by removing cascades of two-NOT-gates one after the other which are redundant!

Method 4:


Circuit resulting from this expression would be same as
$$= \overline{(\overline{A} + \overline{B}) \cdot C} = \overline{(\overline{A} + \overline{B}) \cdot C} = \overline{(\overline{A} + \overline{B}) + \overline{C}} = \overline{C}$$


13. Sequential circuits: Flip flops (FF)

- . A flip flop is a circuit called 'bistable' (thaving two stable states)
- A flip flop has memory, storing one bit information when flip flop has its output as HIGH ($\approx+V_{CC}=+5\,V$) it stores 1' When flip flop has its output as Low (\approx 0 volts), it stores 'O'.
- · A flip flop has 'feedback' connections .



Same circuit can also be realised by NAND gates:







This circuit too is characterised by the same truth table.


(Verify yourself!)


NOR



· Clocked SR flip flop: (with enable)









Truth table

EN	S	R	Qn+1	
1	0	0	an -	no change (previous state
1	1	0	1	Continues)
1	0	t	0	Calle
1	1	1	3	forbidden
O	×	×	Qn (
				no change
				(previous state

· D fup thp:






$\mathcal{T}_{\mathcal{D}}$					
R	2	Onti			
0	O	(Qn			
0	1)			
1	0	0			
1	1	3 3			

Truth Table

Ī	EN	D	Qn+1		1. 1	-1-4
1	0	×	Qn	-	last	Stale
	1	0	0 -	1	yeset Set	
	1	1		1	Set	

· Jk Flip flop:




7	K	6ln+1
0	0	Qn
. 0	1	0
1	0	1
I	1)	$\overline{\mathbb{Q}}_n$

J	K	an	Qn+1		
			1	1	. dr
1	1	1	0		:. Q

: ant = an

· Toggle Flip flop (T flip-flop)



٥	k = 1	
7	Qn+1	1
0	Qn	1
1	an	

On appearance of each i' at the input, the output would toggle' (becoming i' from o' or becoming o' from i').