1. Logic Gates:

Logic gates are basic building blocks of digital circuits which are-

- · Combinational Circuits: in which output(s) at any instant of time depends on the input(s) applied at the same instant of time.
- . Sequential circuits: in which output(s) at any instant of time depends on not only the input(s) applied at the same instant of time but also on past input(s). Thus, sequential circuits have 'memory' and structurally, they have feedback!

Various logic gates:

· NOT (inverter) gate :



. AND Gate:

inputs 'A AND B' are 1

Truth table

Input A	out but
0	1
1	0

Y= A

compliment)

A	В	۲
0	0	0
0	1	0
1	0	0
1	1	1

Y = A. B

· OR Gate :




output is '1' when either A OR B is 1 (or both A, B are 1)

A	В	Υ
0	0	0
0	1	1
1	0	1
1	1	1

Y= A+B

· NAND gate :




A	В	Y
0	0	1
0	1	1
11	0	0

. NOR Gate :



A	В	4
0	D	11
0	١	101
١	U	0
1	1	10

. Ex-OR Gate:




· Ex-NOR Gate:




1	Α	B	
1	O	0	1,
1	0	1	0
	ı	0	10
	,	1	11

2. NOR and NAND as universal gates:

$$A \longrightarrow \bigvee_{N \text{OT}} \bigvee_{N \text{OT}}$$





. De Morgan's Theorem :

$$\overline{A+B} = \overline{A} \cdot \overline{B}$$

$$\overline{A\cdot B} = \overline{A} + \overline{B}$$

Proof:

A B A B A.B A+B
$$\overline{A+B}$$
 $\overline{A.B}$ $\overline{A.B}$ $\overline{A+B}$

O O I I O O I I I

O O I O O I I

Same some

$$A \longrightarrow A$$

$$Y = \overline{A} + \overline{B}$$

$$A \longrightarrow A$$

$$Y = A \cdot B$$

$$A \longrightarrow A$$

(Using DeMorgan's Theorem)


- Prob. 1 (a) Write truth tables of 3-input AND, OR, NAND and NOR gates
 - (b) Prove De Morgan's Theorem for 3 variables: 1:e


$$\overline{A+B+C} = \overline{A} \cdot \overline{B} \cdot \overline{C}$$


$$\overline{A.B.C} = \overline{A} + \overline{B} + \overline{C}$$


3. Physical realisation of Logic gates:

- · Resistor Transistor Logic (RTL)
 - · Diode transistor logic (DTL)
- . Transistor-transistor-logic (TTL)
- · Emitter-coupled-Logic (ECL)
- · Complement 1y metal oxide semiconductor (cmos) logic gaks









n-channel mosfet conducts, when gate to source voltage is positive (VGE > Vth) otherwise is is OFF.

4. Logic To' and Logic 1' levels:

An exemplary definition of logic 1 and logic 0' level is shown.

These definitions change based upon how logic gates are implemented.

