




# 17<sup>th</sup> Jan 2022 Bipolar junction Transistor (BJT) Date   Pg No.


\* Invented in 1947 at Bell Telephone Lab.

BJT Construction consist of 3 layers.



Mode of Operation		Emitter Junction	Collector Junction
Amplifier	Active	Forward	Reverse
	Saturation - on	Forward	Forward
for switching operation	Cutoff - off	Reverse	Reverse
	Reverse active	Reverse	Forward



Note:-




Size comparison:-

$$C > E > B$$

Deity levels:-




Transistor Operation:-



When E is +ve and B is -ve, it works as forward Biased diode, hence depletion region width ↓ with ↑ in bias.

① Heavy flow of majority carriers from P to N-type material.




② Working as reverse biased diode.

③ Flow of majority carriers is 0, only minority carriers flow.

✳️ Called Bipolar ⇒ as current is due to both ② and ③.



Active region



dep. width

$$W_{B-C} > W_{E-B}$$

due to different doping



① The B region is very thin & hence the holes that diffuse from E to B pass mostly through B and reaches C.

Hence base current is much low.



② Base current is very small (μA or nA).

③ Large no. of majority carriers will diffuse across B-C junction and recombine collector region.

④ Majority carriers will work as minority carriers in n-type base region.



Same as pnp, only ④ replaces holes.




⑤ arrow is towards E and shows the current direction

$$I_E = I_B + I_C \Rightarrow \text{always true.}$$

$$I_C = I_{C_{minority}} + I_{C_{majority}}$$


Reverse bias current. ( $I_C$  emitter is open)



18<sup>th</sup> Jan 2022

## Common Base Configuration -

① Base is common to both input and output sides.




② To describe a 3-terminal device, two set of char. are required :-

Input characteristic


output char

CB  $\Rightarrow$  voltage b/w collector and Base ( $V_{CB}$ )

Input current ( $I_E$ ) to Input voltage ( $V_{CE}$ ) for different values of ( $V_{CB}$ ).





Output char. relates output current ( $I_c$ ) } for different  
output voltage ( $V_{ce}$ ) } value of  $I_b$




## Common Emitter Config. :-

Emitter is common to both input and output.



Output char.:-





→ common base  
Current gain in CB :-

$$\alpha = \frac{I_c}{I_e}$$

$$I_e = I_a + I_c$$

↑  
Very small

$$\Rightarrow I_e \approx I_c \Rightarrow \alpha \approx 1 \quad (0.90 \leq \alpha \leq 0.99)$$

$$I_c = \alpha I_e + I_{CBO}$$

↑  
Leakage current.  
(independent of  $V_{CB}$ )

$$\Rightarrow \begin{cases} I_c \approx \alpha I_e \\ \text{and } \alpha \approx 1 \end{cases}$$

So,  $I_c \approx I_e$

Current gain in CE config :-

$$\beta = \frac{I_c}{I_b}$$

Since,  $I_c \gg I_b \Rightarrow \beta \gg 1$

$$50 \leq \beta \leq 400$$

$$I_c = \beta I_b + I_{CEQ}$$

$$I_c = \alpha I_e + I_{CBO}$$

$$I_c = \alpha (I_c + I_b) + I_{CBO}$$

$$\Rightarrow I_c = \frac{\alpha I_b}{1-\alpha} + \frac{I_{CBO}}{1-\alpha}$$

If  $I_b = 0 \Rightarrow$  as in CE cutoff region

$$\Rightarrow I_c = \frac{I_{CBO}}{1-\alpha} = I_{CEO}$$

$$I_c = I_{CEO} = (\beta + 1) I_{CBO}$$

→ from CE output char. graph

Relation b/w  $\alpha$  and  $\beta$  :-

$$I_E = I_c + I_b$$

$$\frac{I_c}{\alpha} = I_c + \frac{I_c}{\beta}$$

$$\left( \because \alpha = \frac{I_c}{I_e}, \beta = \frac{I_c}{I_b} \right)$$

$$\Rightarrow \frac{1}{\alpha} = 1 + \frac{1}{\beta}$$

$$\Rightarrow \alpha = \frac{\beta}{1+\beta}$$

$$\text{and } \beta = \frac{\alpha}{1-\alpha}$$

19<sup>th</sup> Jan 2022

Date             
DELTA Pg No           

### General char. of BJT :-


\* Bipolar (majority and minority carriers present)

\*  $I_C = \beta I_B$   
 $\uparrow$  Output       $\uparrow$  Input

(\*) Current control device  
 (\*) Current controlled current source

\* Two diodes connected back to back could not work as transistor

i) Base width large  
 ii) No Base current here



$$I_C = \beta I_B + I_{CBO}$$

$$= \beta I_B + (\beta + 1) I_{CO}$$

$$I_C = \alpha I_E + I_{CBO}$$

(\*) Temp  $\uparrow \Rightarrow \beta$  increases as significant change in minority carrier

(\*) (Though no. of majority and minority carriers generated is same but the % in minority carrier is quite high)

(\*) Very small change in  $\alpha \rightarrow$  large change in  $\beta$


$$\beta = \frac{\alpha}{1-\alpha}$$

eg  $\alpha = 0.95 \Rightarrow \beta = 19$   
 $\alpha = 0.99 \Rightarrow \beta = 99$

### Early effect (Base width modulation)

When  $V_{BC} \uparrow$ , Depletion region of C-B Junction widens.

$\Rightarrow$  Effective base width  $\downarrow$   
 (Base width modulation)



Base pinch through

When  $W$  becomes zero.

If R.B. voltage of C-B junction  $\uparrow$ , a situation will arise when E-B or C-B depletion region touch each other and effective base width becomes '0'

Since Base width  $\downarrow$ , no. of Base charge carriers  $\downarrow$  & Therefore,  $I_B \downarrow$   
 Hence,  $\beta \uparrow$



# DC Biasing

$$V_{BE} = 0.7V$$


$$I_E = I_B + I_C = I_B + \beta I_B = (1 + \beta) I_B \approx \beta I_B$$

( $\beta \gg 1$ )  
large

$$\text{and } \beta = \frac{I_C}{I_B}$$

## Operating points -

- \* Operating point explains the operating voltage and current of transistor




- \* Operating point should lie in the active region (else there will be distortion) (in active region there is amplification) (to get amplified signal without any distortion)

- \* Also called Quiescent point (Q-point) (Quiet, still and inactive)

- \* Biasing means application of DC voltage to establish a fixed level of current and voltage


## ① Fixed-bias config. :-



DC biasing  $\Rightarrow f = 0Hz$

$$X_C = \frac{1}{2\pi f C} = \infty$$

Capacitor (open circuit at DC)



Applying KVL

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

## Considering the output of (C-E) loop :-

$V_{CC}$  and  $V_{BE}$  are basically constant.

So,  $I_B$  depends on  $R_B$

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_C R_C$$

②  $V_{BE}$  is generally taken 0.7V.

$$V_{CE} = V_C - V_E \Rightarrow V_{CE} = V_C$$

③ as  $E \rightarrow$  ground

$$V_E \Rightarrow V_{BE} = V_E$$

and,  $V_{BE} = V_B - V_E = V_B$



## Load Line Analysis

$$V_{CE} = V_{CC} - I_C R_C$$


max when  $I_C = 0$ .

$$\Rightarrow V_{CE} = V_{CC} \quad \text{at } I_C = 0$$

$$\Rightarrow I_C R_C = V_{CC} - V_{CE}$$


$$\Rightarrow I_C = \frac{V_{CC}}{R_C} - \frac{V_{CE}}{R_C}$$

$$I_C = \frac{V_{CC}}{R_C} \quad \text{at } V_{CE} = 0$$




- (b) To change the slope of load line  
(to change the Q-point position)  
change  $R_C$  to change  $I_C$ .


(c) Effect of  $\uparrow R_C$  on load-line and Q-point.



when changing  $V_{CC}$



Emitter Bias config. :-



\* Contains emitter resistance to improve the stability level over fixed bias config.

different by the Emitter Bias and Fixed Bias.

all changes here are due to this resistor  $R_E$  as  $V_E \neq 0$ .

Considering B-E loop (input) :-

By KVL,

$$V_{CC} - I_B R_B - V_{BE} - I_E R_E = 0$$

and we know,  $I_E = I_C + I_B$   
 $= (\beta + 1) I_B$

$$\frac{V_{CC}}{\beta + 1} - I_B R_B - V_{BE} - (\beta + 1) I_B R_E = 0$$



$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (B+1)R_E}$$

Considering Output (C-E)

$$V_{CC} - I_{C1}R_E - V_{CC} - I_{B1}R_B = 0$$

$$V_{CC} - V_{CC} - I_C(R_E + R_E) = 0 \quad \text{Because } I_C \approx I_E$$

$$\Rightarrow V_{CC} = V_{CC} - I_C(R_E + R_E)$$

also,  $V_E = I_E R_E$   
from circuit

$$V_{CC} = V_C - V_E$$

$$V_C = V_{CC} + V_E$$

$$\Rightarrow V_C = V_{CC} - I_C R_E$$

$$V_B = V_{CC} - I_B R_B$$

$$V_B = V_E + V_{BE}$$


$$V_{BE} = V_B - V_E$$

Can also be seen in the circuit

Load line analysis :-

$$V_{CE} = V_{CC} - I_C(R_E + R_E)$$

$$I_C = \frac{V_{CC}}{R_E + R_E} \quad \bigg|_{V_{CE}=0}$$




Voltage divider config :-

less dependent on transistor  $\beta$ .  
Hence, invariable with Temp. change.

$$T \uparrow \beta \uparrow \Rightarrow \beta = \frac{I_C}{I_B}$$

So, when  $T \uparrow I_C \uparrow$   
and hence  $\beta \uparrow$


to save  $\beta$  from  $\uparrow$  we need to control  $I_C$ .



$$R_{th} = R_1 \parallel R_2$$

$$= \frac{R_1 R_2}{R_1 + R_2}$$

$$E_{th} = \beta V_{B2} = \frac{V_{CC} \times R_2}{R_1 + R_2} \quad (\text{By voltage division})$$



$$E_{th} - I_B R_{th} - V_{BE} - I_E R_E = 0$$

$$\text{and } \Rightarrow I_E = (B+1) I_B$$

$$I_B = \frac{E_{th} - V_{BE}}{R_{th} + (B+1)R_E}$$

$$\Rightarrow V_{CE} = V_{CC} - I_C(R_E + R_E)$$

(Same as E-B config)

## Single - stage CE Amplifier config :-

$R_1, R_2, R_c, R_e = \text{Biasing Resistance}$

$C_1, C_2 \Rightarrow \text{coupling capacitors}$   
 $C_E \Rightarrow \text{Bypass cap.}$

coupling capacitor for input

$I_c = \beta I_b$ , much larger  
 AC current flows across  $R_c$ .

A weak signal is applied to Base, appears in amplified form in Collector. (as  $I_c = \beta I_b$ )


$$A_v = \frac{\text{Amplified Output Voltage}}{\text{Input Voltage}}$$

⊗  $V_{cc}$  is added to  $V_{in}$  and hence  $V_{out}$  is amplified.


Removing  $V_{cc}$  or (grounding it)

$$R_{ac} = (R_c \parallel R_L) \Rightarrow \text{equivalent of this is } R_{ac} \\ = \text{AC Load}$$

$V_{out} =$   
 output voltage



⊗  $f_L$  and  $f_U$  are  $= \frac{1}{\sqrt{2}} \times \left( \text{gain at mid frequency} \right)$



$$\text{Bandwidth} = f_U - f_L$$