

Lecture-7 (MSI Circuits)

Figures 8.10 & 8.11

MSI \rightarrow Medium scale Integration

	0	0	0	0	0	0	A	B	C
	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	1	0	0
	0	0	0	0	0	0	0	1	0
	0	0	0	0	0	0	0	0	1
	0	0	0	1	0	0	0	0	1
	0	0	1	0	0	0	0	0	1
	0	1	0	0	0	0	0	0	1
	1	0	0	0	0	0	0	0	1
	0	0	0	0	1	0	0	0	1
	0	0	0	0	0	1	0	0	1
	0	0	0	0	0	0	1	0	1
	0	0	0	0	0	0	0	1	1

4 most common MSI circuits are,

① Decoder (n to 2^n)


② Demultiplexer (Num of selects; n to 2^n)

③ Encoder (Input 2^n , Output n)

④ Multiplexer (Input 2^n , Num of selects, N)

Decoder:

n inputs and 2^n outputs



X	Y	F ₀	F ₁	F ₂	F ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

If codes 00, 01, 10, 11 are used to identify four light bulbs, we may use a 2-bit decoder.

$$F_0 = X'Y', F_1 = X'Y, F_2 = XY', F_3 = XY$$

* Design a 3×8 decoder by yourself.

3 input, 8 output

$$n = 3, 2^n = 2^3 = 8$$

$$F_0 = \overline{C}\overline{B}\overline{A}, F_1 = \overline{C}\overline{B}A, F_2 = \overline{C}BA$$

$$F_3 = C\overline{B}A, F_4 = C\overline{B}\overline{A},$$

$$F_5 = C\overline{B}A$$


$$F_6 = CBA$$

$$F_7 = CBA$$

\overline{A}	\overline{B}	\overline{C}	A	B	C	X
0	0	0	0	0	0	0
0	0	1	0	1	0	1
0	1	0	0	0	1	0
1	1	0	0	1	1	1

Partial Truth table


C	B	A	O_7	O_6	O_5	O_4	O_3	O_2	O_1	O_0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	1	0	0	0	1	0
1	0	1	0	1	0	0	0	0	0	0
1	1	0	0	0	0	1	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0



Demultiplexers:

Output depends on select (S_1, S_0)
 XUM 1st = n

1 to 4 DeMux:



If n num of selects

2^n output

S_1	S_0	Y_0	Y_1	Y_2	Y_3
0	0	D	0	0	0
0	1	0	D	0	0
1	0	0	0	D	0
1	1	0	0	0	D

{ Selectors kinda works like switch }

0	0	b	b	b	b
1	0	b	b	b	b
0	1	b	b	b	b
1	1	b	b	b	b

1 to 8 DeMux:

output 8

Input 1

selector 3

* Always Input 1

XUM Port 8

$$8 = \log_2 8$$

$$I = \log_2 8$$



$$E = n \log_2 n$$

Multiplexers:

(\Rightarrow 3 levels no change)
 4:1 MUX \rightarrow Output is Always 1

↳ 3 bits address

Inputs to same in 2T



0	0	0	0	1	0
0	1	0	0	0	1
$\therefore y = I_0(S_1S_0) + I_1(S_1S_0')$					
				$+ I_2(S_1S_0)$	
				$+ I_3(S_1S_0')$	

I_0, I_1, I_2, I_3	S_1, S_0	y
d ₀ d ₁ d ₂ d ₃	0 0	d ₀
d ₀ d ₁ d ₂ d ₃	0 1	d ₁
d ₀ d ₁ d ₂ d ₃	1 0	d ₂
d ₀ d ₁ d ₂ d ₃	1 1	d ₃

1 digit expand

* 8 to 1 MUX \rightarrow

1 digit

8 minterms

Input = 8

Output = 1

Selection = 3

Building large decoders using small decoders.



~~8x8 pin (A10, X, Y, Z) = (8, 8, X, Y, Z)~~ 3x8 Decoders.

* Build 4x16 Decoder using 3x8 Decoders.

Ques:

Output \rightarrow 16

~~8x8 pin (A10, X, Y, Z) = (8, 8, X, Y, Z)~~
need 2 3x8 decoders ($8 + 8 = 16$)



$$5 \rightarrow 0101$$

Expected
Output

D ₈	0
D ₉	1
D ₁₀	2
D ₁₁	3
D ₁₂	4
D ₁₃	5
D ₁₄	6
D ₁₅	7

Expected
Output

$E = 1$ active

$E = 0$ inactive


$$10 \rightarrow \underline{1010}$$

wxyz

Function Implementation using Decoders.

* Implement $F(W, X, Y, Z) = \sum(1, 4, 7, 9, 10)$ using 3×8

Decoders 8x8 6 variables
Decoder only.



10 → 1010
 8×8 4 variable
(4-bit)

(4-input)

818

(min terms)

(As min terms
given that's why
used OR gate)

$E = 1$, active
 $= 0$, inactive

solution 0 = 1

0101 + 11

1000

1


0

X

Implement $F(W, X, Y, Z) = \sum (1, 4, 7, 9, 10)$ using 2×4 plus and not

Decoders only.

$$D_1 = 13 \times 1$$




Building a large MUX using smaller MUX's

* Implement 8×1 MUX using 4×1 MUX.

$S_2 \ S_1 \ S_0$

(a) 8×1 MUX




$\{ S_2, S_1, S_0 \}$
(MSB)
(LSB)

(Method-1)

$(S_1, S_0 \text{ in Both})$

MUX's they are
shorted








(2) XUM will have given XUM signal is enable by

(Method-2)

^{msB}
S₂ S₁ S₀ ^{LSB}

1 0 1 → 5

(I₅)



10 → 2



(4, 2x1 MUX and 1, 4x1 MUX)

{ right branch}


010
011



Encoder

$$D_0 + D_1 + D_2 + D_3 = X$$

2^n input $\rightarrow n$ output



8×3 Encoder = ?


Inputs							Output			
D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	X	Y	Z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	1	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	1	0	1	1	1

$$Z = D_1 + D_3 + D_5 + D_7$$

$$Y = D_2 + D_3 + D_6 + D_7$$

$$X = D_4 + D_5 + D_6 + D_7$$

\rightarrow 8-bit
(Octal to
Binary encoder)





$$x_0 \oplus x_1 \oplus x_2 \oplus x_3 = X$$

$$x_0 \oplus x_1 \oplus x_2 \oplus x_4 = Y$$

short TOH, 80 DMA register at x0M 1A - 0011

Priority Encoder:




X → Don't care

So basically when we're getting $I_2 = 1$, we simply don't need to look for the values of I_1 and I_0 .

We can simply compute the binary value of 2 in the Y_1 and Y_0 .

Use 4:1 MUX to design AND, OR, NOT Gate


* AND Gate



AND		
I_0	I_1	O
0	0	0
0	1	0
1	0	0
1	1	1

I_0	I_1	O	I_0	I_1	O
X	X	0	0	0	0
0	0	1	0	0	0
1	0	X	1	0	0
0	1	X	X	1	1
1	1	X	X	X	1

So what we can do is,




$0 \rightarrow GND$

$1 \rightarrow +5V$

(1:8) 1:8 takes multiple load to implement OR with it


* OR Gate



0	0	0
0	1	1
1	0	1
1	1	XUM 1:8 ①

0 → GND


1 → +5V



NOT

0	1
1	0

* NOT Gate



→ 2 Selectors in 4:1 MUX
But NOT gate takes input → 1 bit

How to implement a boolean Function using 8:1 MUX

MUX.



① Build $F = \sum(0, 4, 5)$ using

① 8:1 MUX

② 4:1 MUX

3 bit

(3 variable)



(Larger function
smaller MUX)

$$A' + A = 1$$

	I_0	I_1	I_2	I_3
A'	0	1	2	3
A	4	5	6	7
1	A	0	1	0



0 → GND

1 → +5V

(11) Build $F(A, B, C, D)$ $\equiv \sum (1, 3, 4, 8, 9, 15)$ Using 8:1 MUX

① 8:1 MUX

② 4:1 MUX



(larger function with smaller MUX)

(start from the right)


$A \boxed{B C D}$

1 variable

left (2 combination)

	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
A'	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15
A	1	0	A'	A'	0	0	A	


$\overbrace{A \quad B}^{\text{left}} \boxed{C \quad D}$



$$\begin{aligned}
 I_3 &= A'B' + AB \\
 &= A \oplus B \\
 I_0 &= A'B + AB \\
 &= A \oplus B \\
 I_1 &= A'B' + AB' \\
 &= B'(A' + A) \\
 &= B'A
 \end{aligned}$$

	I_0	I_1	I_2	I_3
$A'B'$	0	1	2	3
$A'B$	4	5	6	7
AB'	8	9	10	11
AB	12	13	14	15
$A \oplus B$	B'	0	$(A \oplus B)$	

Design Full Adder using 3x8 Decoder and 4x2 Encoder



Encoder etc.

XSUM 1 2 3

Test




x	y	z	c	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


we will build combinations
for CS

00, 01, 10, 11


00	01	10	11
0	1	1	1
1	0	0	0
2	1	0	0
3	0	1	0
4	1	1	0
5	0	0	1
6	1	0	1
7	0	1	1



Design BCD to Excess-3 code converter using
4x16 decoder and 16x4 encoder



{ As BCD \rightarrow (0-9) will be used }




Implement the following function using 4:1 and 2:1 MUX (both).

$$F(a, b, c, d) = \Sigma(0, 1, 4, 5, 9, 14, 15)$$

Ans:

if we could use 16:1 MUX then this problem's solution would have been very easy



$$a \leftrightarrow a' \\ a$$

$$\left\{ \begin{array}{l} a' + a \\ = 1 \end{array} \right\}$$

	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
a'	0	1	2	3	4	5	6	7
a	8	9	10	11	12	13	14	15
	a'	1	0	0	a'	a'	a	a

(MSB) PRIORITY ENCODER (4-bit)

D_3	D_2	D_1	D_0	A_1	A_0	V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	1	0	0	1	0	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
0	1	1	1	1	0	1
1	0	0	0	0	1	1
0	0	1	1	1	1	1
0	1	0	0	1	1	1
1	0	1	1	1	1	1
1	1	0	0	1	1	1
1	1	0	1	1	1	1
1	1	1	0	1	1	1
1	1	1	1	1	1	1

$$\therefore A_1 = D_2 + D_3$$

$$\therefore A_0 = D_3 + D_2'D_1$$

$2^n \rightarrow n$
input output

A_1 K-map:

D_3D_2	D_3D_1	D_3D_0	D_2D_1	D_2D_0	D_1D_0
D_3D_2	X				
D_3D_2	1	1	1	1	1
D_3D_2	1	1	1	1	1
D_3D_2	1	1	1	1	1

(We plugged 1 where A_1 val is 1)

A_0 K-map:


D_3D_2	D_3D_1	D_3D_0	D_2D_1	D_2D_0	D_1D_0
D_3D_2	X			1	1
D_3D_2					
D_3D_2	1	1	1	1	1
D_3D_2	1	1	1	1	1

D_3 is greater priority
so 3 binary = 11

$$A_1 = D_2 + D_3$$

$$A_0 = D_3 + D_2 D_1$$


$D_3 \quad D_2 \quad D_1 \quad D_0$



Circuit Diagram.

(AOB) \oplus (AOB)
(AOB) \oplus (AOB)


Output AO



Exercise: Design a 2-bit PA where you have to use appropriate encoders and decoders to build the internal circuit.

Ans: Generally, for 2-bit PA \rightarrow 2 Full Adder


4-bit PA \rightarrow 4 " "



Design a 7-person Voting System using encoders and decoders and parallel adders. You can't use full adders. Meaning, for the inputs, you MUST use encoders and decoders as required.

Ans:

Normally with Full adder we used to draw →




But hence,

bit & A9 given

and hence bit A9 given to A makes a E-A output &

bit input H also becomes.

3-bit input



X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

X	Y	Z	D ₂	D ₁	D ₀
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	1	0
0	1	1	0	1	0
1	0	0	1	0	0
1	0	1	1	0	0
1	1	0	1	0	0
1	1	1	1	1	0

$0 \rightarrow 00(0)$
 $1 \rightarrow 01(1,2,4)$
 $2 \rightarrow 10(3,5,6)$
 $3 \rightarrow 11(7)$

I₀ I₁ I₂ I₃

X	Y	Z	D ₂	P ₁	D ₀
0	0	0	0	X	X
0	0	1	0	1	1
0	1	0	1	0	0
0	1	1	1	1	0