- 5-1. A computer uses a memory unit with 256K words of 32 bits each. A binary instruction code is stored in one word of memory. The instruction has four parts: an indirect bit, an operation code, a register code part to specify one of 64 registers, and an address part.
 - a. How many bits are there in the operation code, the register code part, and the address part?
 - b. Draw the instruction word format and indicate the number of bits in each part.
 - c. How many bits are there in the data and address inputs of the memory?
- 5-2. What is the difference between a direct and an indirect address instruction? How many references to memory are needed for each type of instruction to bring an operand into a processor register?
- 5-3. The following control inputs are active in the bus system shown in Fig. 5-4. For each case, specify the register transfer that will be executed during the next clock transition.

	S_2	S_1	S_0	LD of register	Memory	Adder
a.	1	1	1	IR	Read	_
ь.	1	1	0	PC	_	_
c.	1	0	0	DR	Write	-
d.	0	0	0	AC	_	Add

- 5-4. The following register transfers are to be executed in the system of Fig. 5-4. For each transfer, specify: (1) the binary value that must be applied to bus select inputs S₂, S₁, and S₀; (2) the register whose LD control input must be active (if any); (3) a memory read or write operation (if needed); and (4) the operation in the adder and logic circuit (if any).
 - a. AR ←PC
 - b. $IR \leftarrow M[AR]$
 - c. M[AR]←TR
 - d. AC ← DR, DR ← AC (done simultaneously)
- 5-5. Explain why each of the following microoperations cannot be executed

during a single clock pulse in the system shown in Fig. 5-4. Specify a sequence of microoperations that will perform the operation.

- a. IR ←M[PC]
- **b.** $AC \leftarrow AC + TR$
- c. DR ← DR + AC (AC does not change)
- 5-6. Consider the instruction formats of the basic computer shown in Fig. 5-5 and the list of instructions given in Table 5-2. For each of the following 16-bit instructions, give the equivalent four-digit hexadecimal code and explain in your own words what it is that the instruction is going to perform.
 - a. 0001 0000 0010 0100
 - b. 1011 0001 0010 0100
 - c. 0111 0000 0010 0000
- 5-7. What are the two instructions needed in the basic computer in order to set the E flip-flop to 1?
- 5-8. Draw a timing diagram similar to Fig. 5-7 assuming that SC is cleared to 0 at time T₃ if control signal C₇ is active.

$$C_7T_3$$
: $SC \leftarrow 0$

C₇ is activated with the positive clock transition associated with T₁.

- 5-9. The content of AC in the basic computer is hexadecimal A937 and the initial value of E is 1. Determine the contents of AC, E, PC, AR, and IR in hexadecimal after the execution of the CLA instruction. Repeat 11 more times, starting from each one of the register-reference instructions. The initial value of PC is hexadecimal 021.
- 5-10. An instruction at address 021 in the basic computer has I = 0, an operation code of the AND instruction, and an address part equal to 083 (all numbers are in hexadecimal). The memory word at address 083 contains the operand B8F2 and the content of AC is A937. Go over the instruction cycle and determine the contents of the following registers at the end of the execute phase: PC, AR, DR, AC, and IR. Repeat the problem six more times starting with an operation code of another memory-reference instruction.
- 5-11. Show the contents in hexadecimal of registers PC, AR, DR, IR, and SC of the basic computer when an ISZ indirect instruction is fetched from memory and executed. The initial content of PC is 7FF. The content of memory at address 7FF is EA9F. The content of memory at address A9F is 0C35. The content of memory at address C35 is FFFF. Give the answer in a table with five columns, one for each register and a row for each timing signal. Show the contents of the registers after the positive transition of each clock pulse.

- 5-12. The content of PC in the basic computer is 3AF (all numbers are in hexadecimal). The content of AC is 7EC3. The content of memory at address 3AF is 932E. The content of memory at address 32E is 09AC. The content of memory at address 9AC is 8B9F.
 - a. What is the instruction that will be fetched and executed next?
 - b. Show the binary operation that will be performed in the AC when the instruction is executed.

SECTION 5-10 Design of Accumulator Logic

169

- c. Give the contents of registers PC, AR, DR, AC, and IR in hexadecimal and the values of E, I, and the sequence counter SC in binary at the end of the instruction cycle.
- 5-13. Assume that the first six memory-reference instructions in the basic computer listed in Table 5-4 are to be changed to the instructions specified in the following table. EA is the effective address that resides in AR during time T4. Assume that the adder and logic circuit in Fig. 5-4 can perform the exclusive-OR operation AC ← AC ⊕ DR. Assume further that the adder and logic circuit cannot perform subtraction directly. The subtraction must be done using the 2's complement of the subtrahend by complementing and incrementing AC. Give the sequence of register transfer statements needed to execute each of the listed instructions starting from timing T4. Note that the value in AC should not change unless the instruction specifies a change in its content. You can use TR to store the content of AC temporary or you can exchange DR and AC.

Symbol	Opcode	Symbolic designation	Description in words
XOR	000	$AC \leftarrow AC \oplus M[EA]$	Exclusive-OR to AC
ADM	001	$M[EA] \leftarrow M[EA] + AC$	Add AC to memory
SUB	010	$AC \leftarrow AC - M[EA]$	Subtract memory from AC
XCH	011	$AC \leftarrow M[EA], M[EA] \leftarrow AC$	Exchange AC and memory
SEQ	100	If $(M[EA] = AC)$ then $(PC \leftarrow PC + 1)$	Skip on equal
BPA	101	If $(AC > 0)$ then $(PC \leftarrow EA)$	Branch if AC positive and non-zero

- 5-16. A computer uses a memory of 65,536 words with eight bits in each word. It has the following registers: PC, AR, TR (16 bits each), and AC, DR, IR (eight bits each). A memory-reference instruction consists of three words: an 8-bit operation-code (one word) and a 16-bit address (in the next two words). All operands are eight bits. There is no indirect bit.
 - a. Draw a block diagram of the computer showing the memory and registers as in Fig. 5-3. (Do not use a common bus).
 - b. Draw a diagram showing the placement in memory of a typical threeword instruction and the corresponding 8-bit operand.
 - c. List the sequence of microoperations for fetching a memory reference instruction and then placing the operand in DR. Start from timing signal T₀.
- 5-17. A digital computer has a memory unit with a capacity of 16,384 words, 40 bits per word. The instruction code format consists of six bits for the operation part and 14 bits for the address part (no indirect mode bit). Two instructions are packed in one memory word, and a 40-bit instruction register IR is available in the control unit. Formulate a procedure for fetching and executing instructions for this computer.
- 5-18. An output program resides in memory starting from address 2300. It is executed after the computer recognizes an interrupt when FGO becomes a 1 (while IEN = 1).
 - a. What instruction must be placed at address 1?
 - b. What must be the last two instructions of the output program?
- 5-19. The register transfer statements for a register R and the memory in a computer are as follows (the X's are control functions that occur at random):

 $X_3' X_1$: $R \leftarrow M[AR]$ Read memory word into R $X_1' X_2$: $R \leftarrow AC$ Transfer AC to R $X_1' X_3$: $M[AR] \leftarrow R$ Write R to memory

The memory has data inputs, data outputs, address inputs, and control inputs to read and write as in Fig. 2-12. Draw the hardware implementation of R and the memory in block diagram form. Show how the control functions X_1 through X_3 select the load control input of R, the select inputs of multiplexers that you include in the diagram, and the read and write inputs of the memory.

5-20. The operations to be performed with a flip-flop *F* (not used in the basic computer) are specified by the following register transfer statements:

 xT_3 : $F \leftarrow 1$ Set F to 1 yT_1 : $F \leftarrow 0$ Clear F to 0 zT_2 : $F \leftarrow \overline{F}$ Complement F wT_5 : $F \leftarrow G$ Transfer value of G to F

Otherwise, the content of F must not change. Draw the logic diagram showing the connections of the gates that form the control functions and the inputs of flip-flop F. Use a JK flip-flop and minimize the number of gates.

SECTION 5-10 Design of Accumulator Logic 171

- Derive the control gates associated with the program counter PC in the basic computer.
- 5-22. Derive the control gates for the write input of the memory in the basic computer.
- 5-23. Show the complete logic of the interrupt flip-flops R in the basic computer. Use a JK flip-flop and minimize the number of gates.
- 5-24. Derive the Boolean logic expression for x₂ (see Table 5-7). Show that x₂ can be generated with one AND gate and one OR gate.
- 5-25. Derive the Boolean expression for the gate structure that clears the sequence counter SC to 0. Draw the logic diagram of the gates and show how the output is connected to the INR and CLR inputs of SC (see Fig. 5-6). Minimize the number of gates.