
3×8 decoder VHDL Code

С	b	а	D0	D1	D2	D3	D4	D5	D6	D7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

B-12-3-1



```
library ieee;
use ieee.std logic 1164.all;
entity decoder 3x8 is
port (a : in std logic vector(0 to 2);
       d : out std logic vector (0 to 7));
end decoder 3x8;
architecture decoder arch of decoder_3x8 is
 begin
  process (a)
   begin
      case a is
           when "000" \Rightarrow d \Leftarrow "00000001";
           when "001" \Rightarrow d \Leftarrow "00000010";
           when "010" \Rightarrow d \Leftarrow "00000100";
           when "011" \Rightarrow d \Leftarrow "00001000";
           when "100" => d <= "00010000";
           when "101" => d <= "00100000";
           when "110" \Rightarrow d \Leftarrow "01000000";
           when "111" \Rightarrow d \Leftarrow "10000000";
           when others => d <= "000000000";
   end case;
  end process;
end decoder arch;
```