
MODELSIM CODE FOR HALF ADDER

SUJATA GHATAK, U.E.M, KOLKATA

BLOCK DIAGRAM





TRUTH TABLE OF HALF ADDER

A	В	Sum	Carry Out
0	0	0	0
0	1	1	0
1	0	1	0
1	1	1	1

CODE FOR HALF ADDER

```
library IEEE;
use IEEE.std_logic_1164.all;
entity half_adder is
port(A,B: in std_logic;
sum, carryout: out std_logic
end half_adder;
architecture flow of half adder is
begin
sum<= A xor B;
carryout <= A and B;
end flow;
```

CODE FOR HALF ADDER

```
library IEEE;
use IEEE.std_logic_1164.all;
entity half_adder is
port(A,B: in std_logic;
sum, carryout: out std_logic
end half_adder;
architecture flow of half adder is
begin
sum<= A xor B;
carryout <= A and B;
end flow;
```