

Binary Encoder

Binary encoder has 2n input lines and n-bit output lines. It can be 4-to-2, 8-to-3 and 16-to-4 line configurations. VHDL Code for 4 to 2 encoder can be designed both in structural and behavioral modelling.



4 to 2 encoder design using logic gates



Truth Table for 4 to 2 encoder

INPUT				OUTPUT	
А3	A2	A1	A0	B1	В0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

VHDL Code for 4 to 2 encoder using if else statement

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity encoder1 is
 port(
a : in STD LOGIC VECTOR(3 downto 0);
 b : out STD LOGIC VECTOR(1 downto 0)
end encoder1;
architecture bhy of encoder1 is
begin
```

```
process(a)
begin
if (a="1000") then
b <= "00";
elsif (a="0100") then
b <= "01";
elsif (a="0010") then
b <= "10";
elsif (a="0001") then
b <= "11";
else
b <= "ZZ";
end if;
end process;
end bhv;
```