

Figure 1-1 Block diagram of a digital computer.

computer organization Computer organization is concerned with the way the hardware components operate and the way they are connected together to form the computer system. The various components are assumed to be in place and the task is to investigate the organizational structure to verify that the computer parts operate as intended.

computer design

Computer design is concerned with the hardware design of the computer. Once the computer specifications are formulated, it is the task of the designer to develop hardware for the system. Computer design is concerned with the determination of what hardware should be used and how the parts should be connected. This aspect of computer hardware is sometimes referred to as computer implementation.

computer architecture Computer architecture is concerned with the structure and behavior of the computer as seen by the user. It includes the information formats, the instruc-

tion set, and techniques for addressing memory. The architectural design of a computer system is concerned with the specifications of the various functional modules, such as processors and memories, and structuring them together into a computer system.

Name	Graphic symbol	Algebraic function	Trui tabi	h e		
			A B	1		
0000000	1	$x = A \cdot B$	0 0	Ī		
AND		x = AB	0 1	l		
			1 0	l		
			1 1	l		
			A B	l		
OR	1	x = A + B	0 0	l		
UK.		2 2 A + B	0 1	l		
			1 0	۱		
			1 1	l		
	1 2		A   A	į		
Inverter		x = x'	-			
	^		0 1			
			1   0			
	_		Ala			
Buffer	1 A	x = x = A				
			0 0			
	3		A B	l		
	1	0 0	t			
NAND	1 1 0-	$x = (AB)^{\prime}$	0 1	l		
			ĭö	ı		
			i i			
11/ 12			A B	l		
	1		0 0	Ī		
NOR	^ \_ \ 	x = (A + B)	0 1	I		
	" -		1 0	I		
	1		ii			
	1		A B	l		
Exclusive-OR	4-15	$x = A \oplus B$	0 0	ţ		
(XOR)		or or	0 1	l		
	1	x = AB + AB'	ĭ	١		
			1 1			
	+			,		
			A B	ļ		
Exclusive-NOR	1 1 1 20-	$x = (A \oplus B)^{\prime}$	0 0	١		
or equivalence	1 8 H	x = AB' + AB	0 1	ĺ		
			1 0	ĺ		
			1 1	П		

Figure 1-2 Digital logic gates.

TABLE 1-1 Basic Identities of Boolean Algebra

$$\begin{array}{c} (1) \ x + 0 = x \\ (3) \ x + 1 = 1 \end{array}$$

$$(5) x + x = x$$

$$(7) x + x' = 1$$

$$(9) x + y = y + x$$

$$(11) x + (y + z) = (x + y) + z$$

$$(13) x(y+z) = xy + xz$$

(15) 
$$(x + y)' = x'y'$$

$$(17) (x')' = x$$

(2) 
$$x \cdot 0 = 0$$

$$(4) x \cdot 1 = x$$

$$(6) x \cdot x = x$$

(8) 
$$x \cdot x' = 0$$

$$(10) xy = yx$$

(10) 
$$xy - yx$$


$$(12) x(yz) = (xy)z$$

$$(14) x + yx = (x + y)(x + z)$$


$$(16) (xy)' = x' + y'$$

derived by means of DeMorgan's theorem. The general form of DeMorgan's theorem can be expressed as follows:


$$(x_1 + x_2 + x_3 + \cdots + x_n)' = x_1' x_2' x_3' \cdots x_n'$$
  
$$(x_1 x_2 x_3 \cdots x_n)' = x_1' + x_2' + x_3' + \cdots + x_n'$$



(a) Two-variable map



(b) Three-variable map



(c) Four-variable map

Figure 1-7 Maps for two-, three-, and four-variable functions.

# **Combinational Circuit:**

SECTION 1-5 Combinational Circuits




Figure 1-15 Block diagram of a combinational circuit.

The design of combinational circuits starts from the verbal outline of the problem and ends in a logic circuit diagram. The procedure involves the following steps:

- 1. The problem is stated.
- 2. The input and output variables are assigned letter symbols.
- The truth table that defines the relationship between inputs and outputs is derived.
- 4. The simplified Boolean functions for each output are obtained.
- 5. The logic diagram is drawn.

## **Half-Adder:**




Figure 1-16 Half-adder.

(for carry) to the two output variables. The truth table for the half-adder is shown in Fig. 1-16(a). The C output is 0 unless both inputs are 1. The S output represents the least significant bit of the sum. The Boolean functions for the two outputs can be obtained directly from the truth table:

$$S = x'y + xy' = x \oplus y$$
$$C = xy$$

## <u>Full-Adder:</u>

TABLE	1.2	Truth	Table	for	Full	Adder
IADLE	1-4	Huun	Lable	w	I ull'	Audel

Inputs			Outputs		
x	у	z	c	S	
0	0	0	0	0	
0	0	1	0	1	
0	1	0	0	1	
0	1	1	1	0	
1	0	0	0	1	
1	0	1	1	0	
1	1	0	1	0	
1	1	1	1	1	

the exclusive-OR relation of the variables (see the discussion at the end of Sec. 1-2). The squares with 1's for the C output may be combined in a variety of ways. One possible expression for C is

$$C = xy + (x'y + xy')z$$

Realizing that  $x'y + xy' = x \oplus y$  and including the expression for output S, we obtain the two Boolean expressions for the full-adder:

$$S = x \oplus y \oplus z$$
$$C = xy + (x \oplus y)z$$





Figure 1-18 Full-adder circuit.

## **SR flip-flops:**

SECTION 1-6 Flips-Flops



S R	Q(t+1)	
0 0	Q (t)	No change
0 1	0	Clear to 0
1 0	1	Set to 1
1 1	?	Indeterminate

(a) Graphic symbol

(b) Characteristic table

Figure 1-19 SR flip-flop.

### <u>D flip-flops:</u>




Figure 1-20 D flip-flop.

is determined from the D input. The relationship can be expressed by characteristic equation:

$$Q(t+1)=D$$

### JK flip-flops & T flip-flops:


#### JK Flip-Flop

A JK flip-flop is a refinement of the SR flip-flop in that the indeterminate condition of the SR type is defined in the JK type. Inputs J and K behave like inputs S and R to set and clear the flip-flop, respectively. When inputs J and K are both equal to 1, a clock transition switches the outputs of the flip-flop to their complement state.

The graphic symbol and characteristic table of the JK flip-flop are shown in Fig. 1-21. The J input is equivalent to the S (set) input of the SR flip-flop, and the K input is equivalent to the R (clear) input. Instead of the indeterminate condition, the JK flip-flop has a complement condition Q(t + 1) = Q'(t) when both J and K are equal to 1.

#### T Flip-Flop

Another type of flip-flop found in textbooks is the T (toggle) flip-flop. This flip-flop, shown in Fig. 1-22, is obtained from a JK type when inputs J and K are connected to provide a single input designated by T. The T flip-flop



(a) Graphic symbol

(b) Characteristic table

Figure 1-21 JK flip-flop.






Figure 1-22 T flip-flop.

therefore has only two conditions. When T = 0 (J = K = 0) a clock transition does not change the state of the flip-flop. When T = 1 (J = K = 1) a clock transition complements the state of the flip-flop. These conditions can be expressed by a characteristic equation:

$$Q(t+1)=Q(t)\oplus T$$





(b) Negative-edge-triggered D flip-flop.

Figure 1-23 Edge-triggered flip-flop.

TABLE 1-3 Excitation Table for Four Flip-Flops

	SR flip-fl	lop			D flip-flop	
Q(t)	Q(t+1)	S	R	Q(t)	Q(t+1)	D
0	0	0	×	0	0	0
0	1	1	0	0	1	1
1	0	0	1	1	0	0
1	1	×	0	1	1	1

JK flip-flop				T flip-flop		
Q(t)	Q(t+1)	J	K	Q(t)	Q(t+1)	Т
0	0	0	×	0	0	0
0	1	1	×	0	1	1
1	0	×	1	1	0	1
1	1	×	0	1	1	0

Figure 1-24 Block diagram of a clocked synchronous sequential circuit. Inputs -Combinational Outputs circuit Flip-flops Clock ·