

# Report - Lab 6

Yukta Salunkhe, 112001052 Sneha Bhattacharjee, 112001056


> L1i Cache: Size = 1kB, Latency = 12 Cycles (varying L1d) L1d Cache: Size = 1kB, Latency = 12 Cycles (varying L1i)


#### 1. evenorodd.out






### 2. 1-even.out









Size-latency varied for L1i


# 3. 2-prime.out








# 4. 5-fibonacci.out





Size-latency varied for L1d



Size-latency varied for L1i

### 5. 6-arithmetic.out





#### Inferences:

- Since the number of data cache accesses is very low compared to the instruction cache, varying the data cache size barely makes any difference at all.
- Hence, the plots obtained are constant for most programs.
- For the instruction cache, as the cache size is increased, latency increases and hence the IPC decreases.
- Moreover, increasing the cache size should increase the number of hits, so it should increase the IPC. But here, in all cases, increasing latency dominates over the decreasing IPC.