Snehil Verma

♠ 2501 Speedway, EER 5.860, Austin, TX 78712 ■ snehilv@utexas.edu (+1) 737-217-5056



EDUCATION

The University of Texas at Austin

4.0/4.0

M.S. in ECE, Track: Architecture, Computer Systems, and Embedded Systems (ACSES)

Fall 2018 - Spring 2020

Indian Institute of Technology Kanpur

B.Tech in Electrical Engineering (with DISTINCTION), Minor in Computer Systems

8.9/10 Fall 2014 - Spring 2018

EXPERIENCE AND PROJECTS ____

GPU Hardware Internship

Samsung SARC | ACL

AFFILIATED WITH TEAMS: PPA, ARCHITECTURE, ML STRATEGIC PLANNING, AND WORKLOAD CHARACTERIZATION

Summer'19 - Present

- Executed power/performance flows on SoC emulation platform to identify performance bottlenecks and blocks using high power
- Developed microbenchmarks targeted at specific architectural features, and initiated the research on ML-based power prediction
- Delved into the design exploration of Texture Cache, analyzed its performance, and studied SOTA Texture Compression techniques

Qualitative and Quantitative analysis of the MLPerf benchmark suite

UT Austin

GRADUATE RESEARCH ASSISTANT AT LAB FOR COMPUTER ARCHITECTURE UNDER PROF. LIZY K. JOHN

Fall'18 - Present

- FastPath, ISPASS'19: Proposed a new metric for benchmarking ML workloads from the perspective of comparing training hardware NVIDIA GTC'19: An extensive study on the impact of hardware infrastructure choices on deep learning performance for training
- arXiv e-print: Analyzed and characterized the MLPerf [v0.5] training benchmark suite exposing various system-level trends

Improving Data Locality by Kernel Fusion in DNNs [PPT]

UT Austin

COURSE PROJECT FOR COMPUTER ARCHITECTURE: PARALLELISM AND LOCALITY UNDER PROF. MATTAN EREZ

Spring'19

Integrated our C++/CUDA extensions, performing kernel fusion, with PyTorch to optimize Convolutional Seq-to-Seq Learning model

Graph Placement Optimization on a Heterogeneous Memory System (REPORT) (PPT)

UT Austin

COURSE PROJECT FOR COMPUTER ARCHITECTURE: USER SYSTEM INTERPLAY UNDER PROF. MATTAN EREZ

Fall'18

Incorporated a novel fine-grain static graph placement technique on Ligra that takes decisions based on natural properties of the graph

Value Prediction: DFCM++ [PUBLICATION] [CODE] [PPT]

IIT Kanpur

COURSE PROJECT FOR COMPUTER ARCHITECTURE UNDER PROF. B. PANDA AND PROF. M. CHAUDHURI

Spring'18

• Enhanced the existing DFCM predictor achieving an IPC improvement of 28.1% over the baseline and 40.2% over the base DFCM

IIT Kanpur

Emerging Non-Volatile Memory [PPT] [TERM PAPER]
COURSE PROJECT UNDER PROF. YOGESH S. CHAUHAN AND PROF. BAQUER MAZHARI

Spring'18

- Performed a literature survey on emerging flexible NVMs encompassing their operating principles and some common architectures
- Studied various binary metal-oxide resistive switching RAMs, their switching mechanisms, designs, and electrical characteristics

Perceptron Learning Driven Coherence-Aware Reuse Prediction for LLC [REPORT]

Texas A&M University

VISITING RESEARCH SCHOLAR AT HIGH PERFORMANCE COMPUTING LAB UNDER PROF. EUN J. KIM

Summer'17

Modeled Coherence-Aware Reuse Prediction on ZSim that achieved a speedup of 20% over LRU when evaluated on PARSEC

Other Projects

UT Austin, IIT Kanpur

- Developed an assembler and a cycle-accurate simulator for LC-3b RISC ISA capable of handling virtual to physical memory translation
- Coded best-offset hardware prefetcher highlighting its IPC and MPKI characteristics against next-line and IP-stride prefetchers
- Implemented a threshold voltage based BSIM4-like model on Verilog-A and extracted parameters using IC-CAP simulation [REPORT]
- Designed a low-power PLL [REPORT], a 2.4GHz inductorless LNA, and a 2-stage folded cascode OTA employing adaptive biasing [REPORT] Built an all-terrain vehicle capable of autonomous navigation using Embedded Systems and Google Maps API [PPT]
- Selected among the top 5 best ideas for a game developed using Unity3D Game Engine for Microsoft Code.Fun.Do

TECHNICAL SKILLS

PROGRAMMING TOOLS / PLATFORMS

C, C++, CUDA, OpenCL, OpenGL, Regent, Python, Bash, Perl, Verilog, Verilog-A, HSPICE, MySQL perf, NVProf, CACTI, PAPI, SimPoints, PIN, Cadence Virtuoso, Synopsys, Silvaco, Mentor Graphics

RELEVANT COURSEWORK

COMPUTER SYSTEMS & ELECTRONICS OTHER COURSES

Computer Architecture, CompArch: User-System Interplay, CompArch: Parallelism and Locality, Superscalar Microprocessor Arch, Modern Memory Systems, Operating Systems, High-Speed Computer Arithmetic, Principles of Data Base Systems, Microelectronics, Digital Electronics, Analog/Digital VLSI Circuits Data Structures and Algorithms, Probability and Statistics, Compact Modeling

SCHOLASTIC ACHIEVEMENTS

- Professional Development Award, UT Austin research presentation at FastPath, ISPASS'19
- Second position in unlimited track, 1st Championship Value Prediction, ISCA'18
- Microsoft Research India Travel Grant research presentation at CVP-1, ISCA'18
- TAMU-IITK summer undergraduate research scholarship awarded to two students per department
- Academic Excellence Award awarded to top 7% students in the institute
- JEE Advanced 2014, All India Rank 387 amongst 120,000 candidates

2019

2018

2018

2017

2015, 2017

2014