


Phase Change Memory – An alternative for DRAM


Snehil Verma

What is the problem with
DRAM?

Microprocessor Transistor Counts 1971-2011 & Moore's Law



Microprocessor Transistor Counts 1971-2011 & Moore's Law



Problems with DRAM

Decreasing sizes of transistors → Affects the scalability

Problems with DRAM

Decreasing sizes of transistors → Affects the scalability


✓ Storage

✓ Sensing Mechanisms




Became **less Reliable** !!

DRAM Scalability




DRAM Scalability




- Capacitor
- ✓ Manufacturing small CAPs → Store sufficient charges for reliable sensing

DRAM Scalability



- Capacitor
 - ✓ Manufacturing small CAPs → Store sufficient charges for reliable sensing
- Transistor
 - ✓ Increases sub-threshold leakage → difficult to ensure DRAM retention time

DRAM Scalability




- Capacitor
 - ✓ Manufacturing small CAPs → Store sufficient charges for reliable sensing
- Transistor
 - ✓ Increases sub-threshold leakage → difficult to ensure DRAM retention time


According to ITRS, “manufacturable solutions are not known” for DRAM beyond 40nm

So, what's next ?


Phase Change Memory




✓ Storage element




Phase Change Memory




- ✓ Storage element
- ✓ 2 metal electrodes





Phase Change Memory



- ✓ Storage element
- ✓ 2 metal electrodes
- ✓ Resistive heater



Phase Change Memory



- ✓ Storage element
- ✓ 2 metal electrodes
- ✓ Resistive heater
- ✓ Chalcogenide – Phase changing material

Operation

Current Injection


Operation

Current Injection




Heats chalcogenide

Operation



Operation




Non – Destructive !


Operation

Precharged to V_{read}

Operation



Operation



Challenges faced by PCM to compete with DRAM

Energy Cost

Energy intensive current injection for writes

Challenges faced by PCM to compete with DRAM

Energy Cost

Energy intensive current injection for writes

Endurance

Writes induces thermal expansion and contraction → degrades injection contacts

Challenges faced by PCM to compete with DRAM

Energy Cost

Energy intensive current injection for writes

Endurance

Writes induces thermal expansion and contraction → degrades injection contacts

Latency

High as compared to DRAM

Energy cost mitigating technique

Buffer organization

- ✓ Narrow buffers – reduce PCM write energy

Buffer organization

- ✓ Narrow buffers – reduce PCM write energy
- Affects spatial locality

Buffer organization

- ✓ Narrow buffers – reduce PCM write energy
- Affects spatial locality
- ✓ Additional buffer rows

Buffer organization

- ✓ Narrow buffers – reduce PCM write energy
- Affects spatial locality
- ✓ Additional buffer rows

Empirically → Reorganizing a single, wide buffer into multiple, narrow buffers reduce energy costs.

Improving memory lifetime

Partial writes

- ✓ Write the same data that is already stored ←
Unnecessary !!

Partial writes

- ✓ Write the same data that is already stored ←
Unnecessary !!
- ✓ Two granularities:
 1. LLC line size (64B)
 2. Word size (4B)

Partial writes

- ✓ Write the same data that is already stored ←
Unnecessary !!
- ✓ Two granularities:
 1. LLC line size (64B)
 2. Word size (4B)
- ✓ Tracking using dirty bits

Latency

What can be done ?




Fig: Timing components for the read operation

What can be done ?





Fig: Timing components for the read operation

- ✓ Sensing time dominates the read latency

Probability
of cell state



Try to decrease sensing time.

Early Read

**Reduce target
resistance**

Early Read

**Reduce target
resistance**

**RC time
constant ↓**


Early Read

Reduce target
resistance

RC time
constant ↓

$T_{\text{SENSE}} \downarrow$

Probability
of cell state




Trade – off ?

✓ BER (Bit Error Rate)


Trade – off ?

- ✓ BER (Bit Error Rate)
- $A - 7\text{k}\Omega \rightarrow \text{BER} - 10^{-16}$
 $A^* - 10\text{k}\Omega \rightarrow \text{BER} - 10^{-5}$




Trade – off ?

- ✓ BER (Bit Error Rate)
- $A - 7\text{k}\Omega \rightarrow \text{BER} - 10^{-16}$
 $A^* - 10\text{k}\Omega \rightarrow \text{BER} - 10^{-5}$
- BER increases exponentially



Trade – off ?

- ✓ BER (Bit Error Rate)
- $A - 7\text{k}\Omega \rightarrow \text{BER} - 10^{-16}$
 $A^* - 10\text{k}\Omega \rightarrow \text{BER} - 10^{-5}$
- BER increases exponentially
- Unidirectional errors \rightarrow Berger Code



Turbo read

Sensing Voltage ↑


Turbo read

Sensing Voltage \uparrow

$T_{\text{SENSE}} \downarrow$

At the cost of some data errors

Probability
of cell state



Now, where do we stand ?

Now, where do we stand ?

PCM

Energy Costs

Baseline 2.2x → 1x

Now, where do we stand ?

PCM

Energy Costs

Baseline 2.2x → 1x

Lifetime

More than 10 years

Now, where do we stand ?

PCM

Energy Costs

Baseline 2.2x → 1x

Lifetime

More than 10 years

Latency

Reduction of 30% on baseline

Thank You!

Questions?