## 22bec121

# Experiment – 7

## **Lab Work**


Q1 .To design a and implement a 8 x 8 RAM on FPGA .


Date:-7/3/2024

### Code (RAM)

```
module sneh67 (
       input [5:0]address,
       input enable,
       input clk,
       input rw,
       output reg [7:0]data
                               //inout
       );
reg [7:0]memory[7:0];
integer i;
initial
       begin
               for (i = 0; i < 8; i = i + 1) begin
                       memory[i] = i;
               end
       end
always @(posedge clk)
       begin
               if (enable == 1)
                       begin
                               data = 0;
                       end
```


endmodule






### Output 1)Cyclone II (RTL View)






## 2)Cyclone II (TTL View)






### **Simulation Results:-**

### Read



### Write



Conclusion :- In this experiment we learnt to design a 8 x 8 RAM and the concepts of RAM in depth .

We also learnt that what is the RTL and TTL of a RAM and also verified it using the Simulation .

We also found what problem occurs if we use inout declaration for data (it shows work file empty during simulation ),

So we use output declaration and it still works same as a RAM performing both Read and Write Operation.

We also implemented RAM on a FPGA Kit . Also , we learned the different types of RAM used in Day – to – Day Scenarios .