22bec121

Experiment – 10

Lab Work

Q1 .Design a 8-Bit Signed Multiplier using IPCores.

Code (IP Core 8-bit Signed Multiplier)

```
//IP Core Code
// megafunction wizard: %LPM MULT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: Ipm mult
// File Name: snehexp10.v
// Megafunction Name(s):
// lpm mult
//
// Simulation Library Files(s):
// lpm
// **********************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
// 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
```


Date:- 4/4/2024

//Copyright (C) 1991-2013 Altera Corporation
//Your use of Altera Corporation's design tools, logic functions
//and other software and tools, and its AMPP partner logic
//functions, and any output files from any of the foregoing
//(including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Altera Program License
//Subscription Agreement, Altera MegaCore Function License
//Agreement, or other applicable license agreement, including,
//without limitation, that your use is for the sole purpose of
//programming logic devices manufactured by Altera and sold by
//Altera or its authorized distributors. Please refer to the

//applicable agreement for further details.


```
// synopsys translate off
`timescale 1 ps / 1 ps
// synopsys translate on
module snehexp10 (
dataa.
datab,
result);
input [7:0] dataa;
input [7:0] datab;
output [15:0] result;
wire [15:0] sub wire0;
wire [15:0] result = sub wire0[15:0];
Ipm mult Ipm mult component (
.dataa (dataa),
.datab (datab),
.result (sub_wire0),
.aclr (1'b0),
.clken (1'b1),
.clock (1'b0),
.sum (1'b0));
defparam
lpm mult component.lpm hint = "MAXIMIZE SPEED=9",
lpm mult component.lpm representation = "SIGNED",
Ipm mult component.lpm type = "LPM MULT",
lpm mult component.lpm widtha = 8,
lpm mult component.lpm widthb = 8,
lpm mult component.lpm widthp = 16;
endmodule
// CNX file retrieval info
// Retrieval info: PRIVATE: AutoSizeResult NUMERIC "1"
// Retrieval info: PRIVATE: B isConstant NUMERIC "0"
// Retrieval info: PRIVATE: ConstantB NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED DEVICE FAMILY STRING "Cyclone II"
// Retrieval info: PRIVATE: LPM PIPELINE NUMERIC "0"
// Retrieval info: PRIVATE: Latency NUMERIC "0"
// Retrieval info: PRIVATE: SYNTH WRAPPER GEN POSTFIX STRING "1"
```

```
// Retrieval info: PRIVATE: SignedMult NUMERIC "1"
// Retrieval info: PRIVATE: USE MULT NUMERIC "1"
// Retrieval info: PRIVATE: ValidConstant NUMERIC "0"
// Retrieval info: PRIVATE: WidthA NUMERIC "8"
// Retrieval info: PRIVATE: WidthB NUMERIC "8"
// Retrieval info: PRIVATE: WidthP NUMERIC "16"
// Retrieval info: PRIVATE: aclr NUMERIC "0"
// Retrieval info: PRIVATE: clken NUMERIC "0"
// Retrieval info: PRIVATE: new diagram STRING "1"
// Retrieval info: PRIVATE: optimize NUMERIC "1"
// Retrieval info: LIBRARY: lpm lpm.lpm components.all
// Retrieval info: CONSTANT: LPM HINT STRING "MAXIMIZE SPEED=9"
// Retrieval info: CONSTANT: LPM REPRESENTATION STRING "SIGNED"
// Retrieval info: CONSTANT: LPM TYPE STRING "LPM MULT"
// Retrieval info: CONSTANT: LPM_WIDTHA NUMERIC "8"
// Retrieval info: CONSTANT: LPM WIDTHB NUMERIC "8"
// Retrieval info: CONSTANT: LPM WIDTHP NUMERIC "16"
// Retrieval info: USED PORT: dataa 0 0 8 0 INPUT NODEFVAL "dataa[7..0]"
// Retrieval info: USED PORT: datab 0 0 8 0 INPUT NODEFVAL "datab[7..0]"
// Retrieval info: USED PORT: result 0 0 16 0 OUTPUT NODEFVAL "result[15..0]"
// Retrieval info: CONNECT: @dataa 0 0 8 0 dataa 0 0 8 0
// Retrieval info: CONNECT: @datab 0 0 8 0 datab 0 0 8 0
// Retrieval info: CONNECT: result 0 0 16 0 @result 0 0 16 0
// Retrieval info: GEN FILE: TYPE NORMAL snehexp10.v TRUE
// Retrieval info: GEN FILE: TYPE NORMAL snehexp10.inc TRUE
// Retrieval info: GEN FILE: TYPE NORMAL snehexp10.cmp TRUE
// Retrieval info: GEN FILE: TYPE NORMAL snehexp10.bsf TRUE
// Retrieval info: GEN FILE: TYPE NORMAL snehexp10 inst.v TRUE
// Retrieval info: GEN FILE: TYPE NORMAL snehexp10 bb.v TRUE
// Retrieval info: GEN FILE: TYPE NORMAL snehexp10 syn.v TRUE
// Retrieval info: LIB FILE: lpm
```



Output 1)Cyclone II (RTL View)








2)Cyclone II (TTL View)







Conclusion :- In this experiment we learnt to use IP Cores made by other users and implement it on the FPGA Kit.

We also learnt how RTL and TTL forms for a 8bit Signed Multiplier . We simulated the IPCore on ModelSim software to view its functioning . We also implemented 8-Bit Signed Multiplier on the FPGA Kit .