# 22bec121

# Experiment – 9

# **Lab Work**

Q1 .Design a Moore Based FSM 101 Overlapping Sequence Detector .

Date:-21/3/2024

### **Code (Moore FSM)**


```
//Moore FSM Sequence Detector
module sneh90 (
       input x,
       input clk,
       input reset,
       output reg z
       );
       reg [1:0]ps;
       reg [1:0]ns;
       localparam s0 = 2'b00;
       localparam s1 = 2'b01;
       localparam s2 = 2'b10;
       localparam s3 = 2'b11;
       initial
               begin
                      ps = 2'b00;
                      ns = 2'b00;
                      z = 0;
               end
       always @ (posedge clk)
```


```
begin
                if (reset == 1)
                        begin
                                ps = s0;
                        end
                else
                        begin
                                ps = ns ;
                        end
                end
always @(ps , x)
        begin
                case (ps)
                        s0 : begin if (x == 0)
                                                begin
                                                        ns = s0;
                                                        z = 0;
                                                end
                                        if (x == 1)
                                                begin
                                                        ns = s1;
                                                        z = 0;
                                                end
                                end
                        s1: begin if (x == 0)
                                                begin
                                                        ns = s2;
                                                        z = 0;
                                                end
                                        if (x == 1)
                                                begin
                                                        ns = s1;
```


```
z = 0;
                               end
               end
       s2: begin if (x == 0)
                               begin
                                       ns = s0;
                                       z = 0;
                               end
                       if (x == 1)
                               begin
                                       ns = s3;
                                       z = 0;
                               end
               end
       s3 : begin if (x == 0)
                               begin
                                       ns = s2;
                                       z = 0;
                               end
                       if (x == 1)
                               begin
                                       ns = s1;
                                       z = 1;
                               end
               end
       default : begin
                                       ns = s0;
                                       z = 0;
                               end
endcase
```

end

endmodule









## Output 1)Cyclone II (RTL View)






# 2)Cyclone II (TTL View)







## 3) State Diagram



#### **Simulation Results:-**



#### **State Machine Wizard**



#### **Generated Code**


```
// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions
// and other software and tools, and its AMPP partner logic
// functions, and any output files from any of the foregoing
// (including device programming or simulation files), and any
// associated documentation or information are expressly subject
// to the terms and conditions of the Altera Program License
// Subscription Agreement, Altera MegaCore Function License
// Agreement, or other applicable license agreement, including,
// without limitation, that your use is for the sole purpose of
// programming logic devices manufactured by Altera and sold by
// Altera or its authorized distributors. Please refer to the
// applicable agreement for further details.
// Generated by Quartus II Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
// Created on Thu Mar 28 07:09:48 2024
// synthesis message off 10175
`timescale 1ns/1ns
module sneh91 (
  CLK, RST, X,
  Z);
  input CLK;
  input RST;
  input X;
  tri0 RST;
  tri0 X;
  output Z;
  reg Z;
  reg reg Z;
  reg [3:0] fstate;
  reg [3:0] reg_fstate;
  parameter S0=0,S1=1,S2=2,S3=3;
```

```
initial
begin
  reg_Z <= 1'b0;
end
always @(posedge CLK)
begin
  if (CLK) begin
     fstate <= reg_fstate;
  end
end
always @(fstate or RST or X or reg_Z)
begin
  if (RST) begin
     reg_fstate <= S0;
     reg Z \le 1'b0;
     Z \le 1'b0;
  end
  else begin
     reg_Z <= 1'b0;
     Z \le 1'b0;
     case (fstate)
        S0: begin
          if ((X == 1'b1))
             reg_fstate <= S1;
          else if ((X == 1'b0))
             reg_fstate <= S0;
          // Inserting 'else' block to prevent latch inference
             reg_fstate <= S0;
        end
        S1: begin
          if ((X == 1'b0))
             reg fstate <= S2;
          else if ((X == 1'b1))
             reg_fstate <= S1;
          // Inserting 'else' block to prevent latch inference
          else
```

```
reg_fstate <= S1;
          end
          S2: begin
            if ((X == 1'b0))
               reg_fstate <= S0;
            else if ((X == 1'b1))
               reg_fstate <= S3;
            // Inserting 'else' block to prevent latch inference
               reg_fstate <= S2;
          end
          S3: begin
            if ((X == 1'b1))
               reg_fstate <= S1;
            else if ((X == 1'b0))
               reg_fstate <= S2;
            // Inserting 'else' block to prevent latch inference
            else
               reg fstate <= S3;
            if ((X == 1'b1))
               reg_Z <= 1'b1;
            // Inserting 'else' block to prevent latch inference
            else
               reg_Z <= 1'b0;
          end
          default: begin
            reg_Z <= 1'bx;
            $display ("Reach undefined state");
          end
       endcase
       Z \leq reg_Z;
     end
  end
endmodule // sneh91
```


### Output 1)Cyclone II (RTL View)






### 2)Cyclone II (TTL View)





### 3)State Machine View



Conclusion :- In this experiment we learnt to design a Moore FSM in which output depends on Present State Only .

We also viewed how the software designs a State Diagram based on the code .

We also learnt how RTL and TTL forms for a Moore FSM 101 Sequence Detector . We also generated Verilog code from State Diagram .

We simulated the FSM on ModelSim software to view its functioning . We also implemented Moore FSM Sequence Detector on the FPGA Kit .