22bec121

Experiment – 1

Date:-11/1/2024

Lab Work

Q1. Prepare all the basic gates using Data Flow Modelling. Observe the RTL and TTL design. Are they same? Change the chip and observe again and comment.

Code


endmodule


```
// Basic Gates using DataFlow Modelling
module sneh1(
input x,
input y,
output z1, // XOR Gate
output z2, // NOR Gate
output z3, // XNOR Gate
output z4, // NAND Gate
output z5, // NOT Gate
output z6, // OR Gate
output z7 // AND Gate
);
assign z1 = x^y;
assign z2 = \sim (x|y);
assign z3 = \sim (x^y);
assign z4 = \sim (x\&y);
assign z5 = \sim y;
assign z6 = x|y;
assign z7 = x&y;
```


```
// Basic Gates using DataFlow Modelling
 2
 3
      module snehl(
 4
             input x,
              input y,
                                    // XOR Gate
// NOR Gate
// XNOR Gate
// NAND Gate
 6
              output zl,
             output z2,
 8
             output z3,
 9
             output z4,
                                    // NOT Gate
// OR Gate
10
             output z5,
11
             output z6,
                                     // AND Gate
12
             output z7
13
             ) ;
14
             assign z1 = x^y;
assign z2 = \sim(x|y);
assign z3 = \sim(x^y);
assign z4 = \sim(x&y);
15
16
17
18
19
             assign z5 = ~y;
             assign z6 = x|y;
assign z7 = x&y;
20
23
         endmodule
24
25
26
27
```

Output

1)Cyclone II (RTL View), 2) Cyclone II (TTL View), 3) Cyclone III (TTL View)







Q2 . Prepare all the basic gates using Behavioural Modelling. Observe the RTL and TTL design. Are they same? Compare the RTL and TTL obtained with the RTL and TTL obtained in Data Flow style of Modelling. Do you see any difference?

Code

//Basic Gates using Behavioral Modelling

```
module sneh1(
input x,
input y,
output reg z1,
                // XOR Gate
output reg z2,
                // NOR Gate
output reg z3,
                // XNOR Gate
output reg z4,
                // NAND Gate
output reg z5,
                // NOT Gate
output reg z6,
                // OR Gate
output reg z7
                // AND Gate
);
always @*
begin
```

```
if (x==y)
begin
z1 = 0;
z3 = 1;
end
else if (x==0 \&\& y==0)
begin
z2 = 1;
z6 = 0;
end
else if (x==1 \&\& y==1)
begin
z4 = 0;
z7 = 1;
end
else
begin
z1 = 1;
z2 = 0;
z3 = 0;
z4 = 1;
z5 = \sim y;
z6 = 1;
z7 = 0;
end
end
endmodule
```

```
25 //Basic Gates using Behavioral Modelling
26
     ⊟module snehl(
27
28
         input x,
29
          input y,
                                // XOR Gate
30
          output reg zl,
                                // NOR Gate
// XNOR Gate
          output reg z2,
output reg z3,
31
32
                                // NAND Gate
// NOT Gate
// OR Gate
// AND Gate
33
          output reg z4,
34
           output reg z5,
35
          output reg z6,
36
           output reg z7
37
           );
38
39
           always @*
40
     begin
              if (x==y)
41
42
              begin
43
                 z1 = 0;
44
                  z3 = 1;
45
              end
46
              else if (x==0 && y==0)
47
              begin
               z2 = 1;
48
49
                 z6 = 0;
50
```

```
51
52
53
                     else if (x==1 && y==1)
       begin
                          z4 = 0;
z7 = 1;
54
55
                     end
56
                     else
57
                     begin
                          z1 = 1;

z2 = 0;

z3 = 0;


z4 = 1;


z5 = ~y;


z6 = 1;

z7 = 0;
58
59
60
61
62
63
64
65
66
67
           endmodule
68
69
70
```

Output 1)Cyclone II (RTL View), 2) Cyclone II (TTL View), 3) Cyclone III (TTL View)









Q3. Prepare XOR and XNOR gates using Structural Style of Modelling. Observe the RTL and TTL design. Are they same? Compare the RTL and TTL obtained with the RTL and TTL obtained in Data Flow style of Modelling and behaviour modelling. Do you see any difference?


```
//XOR and XNOR Gates using Structural Modelling
module not1(
input x,
output z
);
assign z = \sim x;
endmodule
module and1(
input x,
input y,
output z
);
assign z = x&y;
endmodule
module or1(
input x,
input y,
```

```
output z
);
assign z = x|y;
endmodule
module sneh1(
input x,
input y,
             // XOR Gate
output z1,
output z2
             // XNOR Gate
);
wire p,q,r,s;
not1 g1(x,p);
and1 g2(p,y,q);
not1 g3(y,r);
and1 g4(x,r,s);
or1 g5(q,s,z1);
not1 g6(z1,z2);
endmodule
 69
         //XOR and XNOR Gates using Structural Modelling
       module notl(
 70
 71
            input x,
 72
            output z
 73
            );
            assign z = \sim x;
 76
        endmodule
 77
      module andl(
           input x, input y,
 78
 79
            output z
 80
 81
            );
 82
 83
            assign z = x & y;
        endmodule
 85
      ⊟module orl(
 86
            input x,
            input y, output z
 87
 88
 89
            ) ;
 90
  90 L
   91
              assign z = x | y;
        endmodule
   92
   93
         module snehl(
   94
             input x,
              input y,
output z1,
output z2
   95
                           // XOR Gate
// XNOR Gate
   96
   97
   98
              );
   99
  100
              wire p,q,r,s;
             notl gl(x,p);
andl g2(p,y,q);
  101
  102
             not1 g3(y,r);
and1 g4(x,r,s);
  103
  104
             orl g5(q,s,z1);
notl g6(z1,z2);
  105
  106
  107
         endmodule
  108
```

Output 1)Cyclone II (RTL View), 2) Cyclone II (TTL View), 3) Cyclone III (TTL View)







Q4 . Repeat the above steps for Gate Level modelling for all the basic gates and comment.


Code

```
module sneh1(
input x,
input y,
output z1,
            // XOR Gate
output z2, // NOR Gate
output z3, // XNOR Gate
output z4, // NAND Gate
output z5, // NOT Gate
output z6, // OR Gate
output z7 // AND Gate
);
xor(z1,x,y);
nor(z2,x,y);
xnor(z3,x,y);
nand(z4,x,y);
not(z5,y);
or(z6,x,y);
and(z7,x,y);
```

endmodule

```
110
      module snehl(
          input x,
111
112
          input y,
                          // XOR Gate
113
          output zl,
                            // NOR Gate
114
          output z2,
          output z3, // XNOR Gate
output z4, // NAND Gate
output z5, // NOT Gate
115
116
117
          output z6,
118
                          // OR Gate
                            // AND Gate
119
          output z7
120
           );
121
122
          xor(zl,x,y);
123
          nor(z2,x,y);
124
          xnor(z3,x,y);
125
          nand(z4,x,y);
126
          not(z5,y);
127
           or(z6,x,y);
128
          and (z7, x, y);
129
130
        endmodule
131
```

Output 1)Cyclone II (RTL View), 2) Cyclone II (TTL View), 3) Cyclone III (TTL View)



Conclusion :- 1) Comments for Q1.

Here , the TTL view for both the Cyclone II and Cyclone III are different due to there internal hardware and the TTL View shows the available hardware to implement the given code .

2) Comments for Q2., Q3. and Q4.

Here , the TTL View for both the Cyclone II and Cyclone III are different . In Cyclone III , the hardware includes the use of tri state buffers which are not available in the TTL View of Cyclone II Family .

3) In this experiment, we wrote the same logic using different Modelling Styles in Verilog and learnt about the difference that occurs in hardware for different Family of FPGA.