22bec121

Experiment - 4


Lab Work


Q1. Prepare the Verilog code for universal shift register(USR).

Date:-8/2/2024

```
Code (USR)
//USR
module sneh22(
       input clk,
       input rdin,
       input Idin,
       input [1:0]sel,
       output reg [3:0]pout,
       output reg rdout,
      output reg Idout
      );
       reg [3:0]pdin;
       reg [3:0]prd;
       initial
             begin
                    pout = 4'b0000;
                    rdout = 1'b0;
                    Idout = 1'b0;
             end
       always @(posedge clk)
             begin
                    case (sel)
```


```
2'b00 : begin
                                                           pout <= pout;</pre>
                                             end
                             2'b01 : begin
                                                           rdout <= prd[0];
                                                           prd[0] <= prd[1];
                                                           prd[1] <= prd[2];
                                                           prd[2] <= prd[3];
                                                           prd[3] <= rdin ;</pre>
                                             end
                             2'b10 : begin
                                                           Idout <= prd[3];
                                                           prd[3] <= prd[2];
                                                           prd[2] <= prd[1];
                                                           prd[1] <= prd[0];
                                                           prd[0] <= Idin ;</pre>
                                             end
                             2'b11 : begin
                                                           pdin <= prd;
                                                           pout <= pdin ;</pre>
                                             end
                      endcase
              end
endmodule
```






Output 1)Cyclone II (RTL View)







Simulation 1) No operation




Simulation 2) Right Shift



Simulation 3) Left Shift



Simulation 4) Parallel Load



Conclusion:-In this experiment we learnt that how Shift Registers are synthesized and what are their modes of operation (SISO, SIPO, PISO and PIPO). We also learnt to implement the Universal Shift Register in Verilog and its Simulation

Then we implemented the USR on the FPGA Kit and successfully completed all the modes of Universal Shift Register .