22bec121

Experiment – 3


Lab Work

Q1. Prepare the Verilog code for all the flip flops.


Date:-1/2/2024


```
Code (D Flip Flop)
```

```
//Asynchronous Reset
module sneh21(
input d,
input clk,
input reset,
output reg q,
output qbar
);
always @(posedge clk or negedge reset)
begin
if (!reset)
q = 0;
else if (reset) begin
q = d;
end
end
assign qbar = \simq;
endmodule
```



Output 1)Cyclone II (RTL View), 2) Cyclone II (TTL View)







Code (JK Flip Flop)


module sneh21(

```
input j,
input k,
input clk,
input reset,
output reg q,
output qbar
);
always @(posedge clk or negedge reset)
begin
if (!reset)
q = 0;
else if (reset) begin
if (j==0 && k==0)
q = q;
if (j==0 && k==1)
q = 0;
if (j==1 && k==0)
q = 1;
if (j==1 && k==1)
q = ~q ;
end
end
assign qbar = ~q;
endmodule
```




Output 1)Cyclone II (RTL View), 2) Cyclone II (TTL View)







Code (T Flip Flop)

```
module sneh21(
input t,
input clk,
input reset,
output reg q,
output qbar
);
always @(posedge clk or negedge reset)
begin
if (!reset)
q = 0;
else if (reset) begin
if (!t)
q = q;
else
q = q;
end
end
assign qbar = ~q;
endmodule
```



Output 1)Cyclone II (RTL View), 2) Cyclone II (TTL View)







Code (SR Flip Flop)


module sneh21(input s , input r ,

```
input clk,
input reset,
output reg q,
output qbar
);
always @(posedge clk or negedge reset)
begin
if (!reset)
q = 0;
else if (reset) begin
if (s==0 && r==0)
q = q;
if (s==0 && r==1)
q = 0;
if (s==1 && r==0)
q = 1;
end
end
assign qbar = ~q;
endmodule
```



Output 1)Cyclone II (RTL View), 2) Cyclone II (TTL View)






Q2 . Prepare the code for 4 – bit counter (Up/Down). Observer the RTL and TTL of the same.


Code


```
module sneh21(
input clk,
input rst,
input m ,
output reg [3:0]q
);
initial
begin
q = 0;
end
always @(posedge clk)
begin
if (!rst)
begin
q <= 4'b0000 ;
end
else if (rst)
begin
if (m == 0)
q <= q + 4'b0001;
if (m == 1)
q \le q - 4'b0001;
end
end
endmodule
```



Output

1)Cyclone II (RTL View), 2) Cyclone II (TTL View)





Conclusion:-In this experiment we learnt that how Flip Flops are synthesized and what is their hardware formed while synthesis. A common observation is that every flip flop is synthesized using the D flip flop in RTL as well as TTL View.

Then we implemented the mode controlled synchronous as well as asynchronous counter in Verilog and further implemented it on FPGA .