

Registers

A register is a group of ^{memory} elements (here we use flip-flops) that work together as a unit.

Two basic functions of registers:

- Data Storage
- Data Movement.

Two types


- ① Buffer Register
- ② Shift Register

Store the data
or load the
control bits

↓
moves data left or
right, or load the
control bits

Buffer Register: (store digital word)

Q: Design a 4-bit buffer register and discuss its working.



Working:

~~CLR = 0~~

B.R always
are parallel
loading.

CLR = 0:

$Q_3 Q_2 Q_1 Q_0 = 0000$

CLR = 1:

1st CP, $Q_3 Q_2 Q_1 Q_0 = X_3 X_2 X_1 X_0 = 1010$

1st CP me
he load kr
data he ye

← X →

Controlled Buffer Register: Just an example input

Q: Design a 4-bit controlled buffer register & discuss its working.

Working:

CLR = 0:





$A_3 A_2 A_1 A_0 = 0000$

CLR = 1:

1st CP, LOAD = 0, $A_3 A_2 A_1 A_0 = 0000$
2nd CP, LOAD = 1

$A_3 A_2 A_1 A_0 = 1010 = 1010$

previous state
maintain



CP

can also store data.

Shift Register:

A shift register moves data bits left or right. (series registers)

Shift left Register:

Q: Design a 4-bit shift left register. Also discuss its working.

① Store kunge

② Read kunge

jo aage se value


nikalke wo wapis

ghar me phirhe

ayenge, isse rotate

kehte hain.

hmare up
Din = 1010



→ Every FF sets up the next

Flip Flop

ye 1 CP me kam rhe, krega

1 FF side

Din always on LSB FF

Out " " MSB FF

Working:

2 parts me kam

(1) Data Store

(2) " Read.

Data: 1010

Data Storage:

$CLR = 0$, $Q_3Q_2Q_1Q_0 = 0000$

$CLR = 1$:

$Den = 1$, 1st CP, $Q_3Q_2Q_1Q_0 = 0001$

$Den = 0$, 2nd CP, $Q_3Q_2Q_1Q_0 = 0010$

$Den = 1$, 3rd CP, $Q_3Q_2Q_1Q_0 = 0101$

$Den = 0$, 4th CP, $Q_3Q_2Q_1Q_0 = 1010$

Data ko bahar nikalne ke liye pehle
se dummy value (0) dene honge.

Data Retrieval:

$CLR = 1$:


$Den = 0$, 5th CP, $Q_3Q_2Q_1Q_0 = 0100$, $Dout = 1$

$Den = 0$, 6th CP, $Q_3Q_2Q_1Q_0 = 1000$, $Dout = 0$

$Den = 0$, 7th CP, $Q_3Q_2Q_1Q_0 = 0000$, $Dout = 1$

$Den = 0$, 8th CP, $Q_3Q_2Q_1Q_0 = 0000$, $Dout = 1010$


Shift Right ese hoga



1010 → 0 se start karna right me, left me 1 se karna.

One by one bits ainge to (Serial Input)

Ek sath ainge to (Parallel Input/Loading)



Bidirectional Shift Register:

Bidirectional shift registers can shift the data in either direction using a RIGHT/LEFT input.

⇒ 4th FF me 2, 2 and gate hen, ek left k lie or ek right k lie. Or use OR gate se connect kr dia.

⇒ It will work on SISO.

⇒ RIGHT/LEFT wali input 1 rahi to mtlb right shift hga or 0 rahi to left.

⇒ Jaha bhi hme control krna hta he kuch to hm use AND gate se connect kr deie hen.

⇒ Serial data in mera input he jo do jinga connect he bs ek 1 or ek 0 mtlb right and left.

⇒ Or isr AND gate ki dosri input RIGHT/LEFT se connect kr di mtlb ke hm agr 1 par krnge to RIGHT me jaege or left 0 hjaega.


In short 1 durg R/I ko to G_1 work
krega or 0 durg to G_8 .

left wale sare gate RIGHT/LEFT ke
true form se connected hen utlb job
bhi RIGHT 1 hga to G_1, G_3, G_5, G_7
on hjaega.

⇒ Or 0 durg to G_2, G_4, G_6, G_8 on
hjaega.

⇒ left k case me Q_0 se output le rhe hen.

⇒ left k case me hr EF ka output piche
wale ke AND gate se connected he.



Controlled Shift Register

3 possible cases hnge.

1. Value load krhi hgi.

2. Value shift krhi hgi.

3. Dono m se kuch nhi milb
Value retain krhi hgi.

Q: Design a 4-bit controlled shift left register. Also discuss its working.

Control krne k lye AND gates / gate hren
to yhn 3 control krne hne to
3 AND gate / gate dinge or OR se connect kr dinge.

⇒ jb load krnge to us wqt ab
shift nhi krnge or no retain krnge.

⇒ jb retain krne to load or shift dono
nhi hge.

no shift
↑
2) NOR ($0 \rightarrow 0 = 1$)
↓ → retain
no load

jb shift and load ko 0/0 dinge
to NOR gate me 1 ayege with
retain hgi value.

Jb shift krna he to ek Din bhi denge
to Din or shift ko ek gate se
connect kr dia.

⇒ Din sirf 1st me denge or wo aage
shift krta rhega. mtlb hr FF ka
output dusre ka input bnega stuffing
me.

⇒ Shift or load sath sath nhi hskta kyu
ke ek loading me value ahar hgi or
ek shifting ki value hgi to data clark
higega.

⇒ load ki true form ke sath parallel
input connect krta he to X_0 X_1
connect kr denge.

⇒ Ds diag me serial input bhi hskti
or parallel bhi. Same for output.

LED
4 → ON
0 → OFF

50
Port

Q₃

