

Midterm Part 2
Shiddharath Patel, Junseok Oh
October 25, 2022

I pledge my honor that I have abided by the Stevens Honor System.

Shiddharath Patel

Junseok Oh

Purpose:

This lab's goal was to demonstrate how to use questions 4 and 5 in Vivado. After developing the necessary code to answer the problems, the code is uploaded to an FPGA board to validate the code for the midterm assignment and to gain experience interacting with hardware.

Data Collected:




The VHDL code's output from Vivado demonstrated a connection between the four inputs and three outputs.



Calculation Truth Table:

D_0	D_1	D_2	D_3	x	y	V
0	0	0	0	0	0	0
1	0	0	0	0	0	1
0	1	0	0	0	1	1
1	1	0	0	0	1	1
0	0	1	0	1	0	1
1	0	1	0	1	0	1
0	1	1	0	1	0	1
1	1	1	0	1	0	1
0	0	0	1	1	1	1
1	0	0	1	1	1	1
0	1	0	1	1	1	1

Result Schematics and Waveforms:

The values in the table match the green blocks that are shown in the waveform output. In addition to the time output, which is the answer to question 5, the code from question 4 also produces the Circuit schematic. The group was able to successfully upload the code to the FPGA board using the three initial LEDs x, y, and V as well as the four initial LEDs. The three first LEDs were used as x, y, and V together with the four initial switches to achieve a successful outcome after uploading the code to the FPGA board. Below are some combinations shown in the FPGA board operating on the midterm program.





Conclusion:

The outcomes of this lab confirmed the validity and compatibility of the code created for questions 4 and 5 on the midterm with an actual FPGA board. As can be seen from the manual calculations, Vivado was able to provide the desired outcome in the allotted time. Additionally, tweaking the physical switches after putting the code onto the FPGA board had positive results, displaying the outputs using LED lights that were comparable to the time output in the simulation. The team was able to evaluate its code and gain experience with hardware and software.

Source Code:

```
20
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC_STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 --use UNISIM.VComponents.all;
33
34 entity midterm is
35   Port ( D0 : in STD_LOGIC;
36         D1 : in STD_LOGIC;
37         D2 : in STD_LOGIC;
38         D3 : in STD_LOGIC;
39         y : out STD_LOGIC;
40         x : out STD_LOGIC;
41         V : out STD_LOGIC);
42 end midterm;
43
44 architecture MidtermFunction of midterm is
45
46   begin
47
48     y <= ((not(D2) and D1) or D3);
49     x <= (D2 or D3);
50     V <= ((D2 or D3) or D1 or D0);
51
52   end MidtermFunction;
53
```

```
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC_STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 --use UNISIM.VComponents.all;
33
34 entity midterm_tb is
35   Port ( );
36 end midterm_tb;
37
38 architecture Behavioral of midterm_tb is
39   component midterm
40     port(D3, D2, D1, D0 : in std_logic;
41         y, x, V : out std_logic);
42   end component;
43
44   signal D3, D2, D1, D0 : std_logic;
45   signal y, x, V : std_logic;
46
47   begin
48     uut : midterm port map(D3 => D3, D2 => D2, D1 => D1,
49                           D0 => D0, y => y, x => x, V => V);
50
51     stim_proc : process
52     begin
53       wait for 100ns;
54
55       D3 <= '0';
56       D2 <= '0';
57       D1 <= '0';
58       D0 <= '0';
59       wait for 15 ns;
60       D3 <= '1';
61       D2 <= '0';
62       D1 <= '0';
63       D0 <= '0';
64       wait for 15 ns;
65       D3 <= '0';
66       D2 <= '1';
67       D1 <= '0';
68       D0 <= '0';
69       wait for 15 ns;
70       D3 <= '0';
71       D2 <= '0';
72       D1 <= '1';
73       D0 <= '0';
74       wait for 15 ns;
75       D3 <= '0';
76       D2 <= '0';
77       D1 <= '0';
78       D0 <= '1';
79       wait for 15 ns;
80       D3 <= '1';
81       D2 <= '1';
82       D1 <= '0';
83       D0 <= '0';
84       wait for 15 ns;
85       D3 <= '0';
86       D2 <= '0';
87       D1 <= '0';
88       D0 <= '1';
89
```

```
89   D0 <= '1';
90   wait for 15 ns;
91   D3 <= '1';
92   D2 <= '0';
93   D1 <= '1';
94   D0 <= '0';
95   wait for 15 ns;
96   D3 <= '0';
97   D2 <= '1';
98   D1 <= '0';
99   D0 <= '1';
100  wait for 15 ns;
101  D3 <= '1';
102  D2 <= '0';
103  D1 <= '0';
104  D0 <= '1';
105  wait for 15 ns;
106  D3 <= '0';
107  D2 <= '1';
108  D1 <= '1';
109  D0 <= '0';
110  wait for 15 ns;
111  D3 <= '1';
112  D2 <= '1';
113  D1 <= '1';
114  D0 <= '0';
115  wait for 15 ns;
116  D3 <= '0';
117  D2 <= '1';
118  D1 <= '1';
119  D0 <= '1';
120  wait for 15 ns;
121  D3 <= '1';
122  D2 <= '1';
123
124   D2 <= '1';
125   D1 <= '0';
126   D0 <= '1';
127   wait for 15 ns;
128   D3 <= '1';
129   D2 <= '0';
130   D1 <= '1';
131   D0 <= '1';
132   wait for 15 ns;
133   D3 <= '1';
134   D2 <= '1';
135   D1 <= '1';
136   D0 <= '1';
137   end process;
138
139 end Behavioral;
140
```