

# Bitbus Protocol Verification Properties

## Formal Specification and FSM $\rightarrow$ C Implementation Utility

This document presents the complete set of formal verification properties for the Bitbus protocol, organised by functional category. For each property we describe its temporal-logic formula, its role in system validation, and its specific utility for implementing a Finite State Machine (FSM) in embedded C code.

### D.1 Structural Safety Properties

Property	P1
Formula	$A[] \text{ not deadlock}$
Function	Verifies the absence of global deadlock in the system of master and slave automata. Guarantees that no system configuration reaches a state where no transition can fire, ensuring continuous protocol progress.
FSM $\rightarrow$ C Utility	<i>Essential for C implementation: ensures no state combination can block the code indefinitely. Guides event-loop design so every state always has at least one outgoing transition. Identifies states that need a timeout or watchdog to prevent blocking when expected messages are not received.</i>

Property	P2
Formula	$A[] ((\text{MASTER\_SDLC.slave\_state\_in\_m} == \text{NRM} \text{ and } \text{MASTER\_BITBUS.irrec\_err} == 0) \text{ imply not deadlock})$
Function	Verifies absence of deadlock specifically in nominal mode (NRM) when the SDLC connection is established and no irrecoverable error exists. Ensures that normal protocol operation never leads to a deadlock.
FSM $\rightarrow$ C Utility	<i>Crucial for nominal-path code: confirms that main execution paths (no errors) are always non-blocking. Lets production code clearly separate nominal logic (guaranteed deadlock-free) from error handling, justifying the omission of some timeouts in nominal states.</i>

### D.2 Data Integrity and Protocol Validity

Property	P3
Formula	$\text{MASTER\_BITBUS.RECEIVE\_ALPHANUM\_S} \text{ and } \text{cs\_frame\_s} == \text{cs\_ref\_s} \text{ --> MASTER\_BITBUS.PROCESS\_BITBUS}$
Function	Verifies that when the master receives an alphanumeric slave frame with a valid checksum ( $\text{cs\_frame\_s} == \text{cs\_ref\_s}$ ), it always transitions to <code>PROCESS_BITBUS</code> . Guarantees correct handling of valid frames.
FSM $\rightarrow$ C Utility	<i>Dictates checksum-validation implementation: the C checksum function must be called immediately after reception; if valid, trigger an unconditional transition to <code>PROCESS_BITBUS</code>. No additional intermediate check is needed. Pattern: <code>if (checksum_valid(frame)) { state = PROCESS_BITBUS; }</code></i>

Property	P4
----------	----

<b>Formula</b>	<code>E&lt;&gt; MASTER_BITBUS.RECEIVE_ALPHANUM_S and cs_frame_s == cs_ref_s</code>
<b>Function</b>	Verifies reachability of the state where the master receives a valid alphanumeric frame. Confirms at least one execution path leads to valid-frame reception, proving the nominal scenario is possible.
<b>FSM→C Utility</b>	<i>Validates code testability: guarantees a unit-test scenario can be built where a valid frame is received. Foundation for integration tests and nominal test cases. This path must be covered by code-coverage tests.</i>

<b>Property</b>	<b>P5</b>
<b>Formula</b>	<code>(MASTER_BITBUS.RECEIVE_ALPHANUM_S and cs_frame_s != cs_ref_s) --&gt; MASTER_BITBUS.SDLC_CONNECTION_REQUEST</code>
<b>Function</b>	Verifies that on receiving an alphanumeric frame with invalid checksum, the master always goes to SDLC_CONNECTION_REQUEST. Guarantees detection and proper handling of corrupted frames.
<b>FSM→C Utility</b>	<i>Determines checksum-error handling: on invalid checksum the C implementation must immediately reset to SDLC_CONNECTION_REQUEST without local recovery. Simplifies code by eliminating retry logic at this level. Pattern: if (!checksum_valid(frame)) { state = SDLC_CONNECTION_REQUEST; reset_counters(); }</i>

<b>Property</b>	<b>P6</b>
<b>Formula</b>	<code>E&lt;&gt; (MASTER_BITBUS.RECEIVE_ALPHANUM_S and cs_frame_s != cs_ref_s)</code>
<b>Function</b>	Verifies reachability of the state where the master receives an alphanumeric frame with invalid checksum. Confirms the transmission-error scenario is represented in the model.
<b>FSM→C Utility</b>	<i>Guides robustness-test implementation: confirms that tests with injected corrupted frames must be created. Verifies that error paths are reachable and must be tested. Justifies data-corruption tests in the validation suite.</i>

<b>Property</b>	<b>P7</b>
<b>Formula</b>	<code>(SLAVE_BITBUS.RECEIVE_DATA_FRAME and cs_frame_m == cs_ref_m and SLAVE_BITBUS.y == T_rep) --&gt; SLAVE_BITBUS.SEND_ALPHANUM_S</code>
<b>Function</b>	Verifies that when the slave receives a valid master data frame (correct checksum) and the response delay T_rep is reached, it always transitions to the alphanumeric-response sending state. Guarantees response-timing compliance for valid frames.
<b>FSM→C Utility</b>	<i>Imposes strict temporal synchronisation: the C implementation must use a timer (y) that reaches exactly T_rep before sending. Pattern: if (checksum_valid &amp;&amp; timer_y &gt;= T_rep) { state = SEND_ALPHANUM_S; } Prevents premature responses and guarantees deterministic timing.</i>

<b>Property</b>	<b>P8</b>
<b>Formula</b>	<code>E&lt;&gt; (SLAVE_BITBUS.RECEIVE_DATA_FRAME and cs_frame_m == cs_ref_m and SLAVE_BITBUS.y == T_rep)</code>
<b>Function</b>	Verifies reachability of the state where the slave receives a valid data frame and reaches the response delay. Confirms the nominal slave→master scenario is possible.

<b>FSM→C Utility</b>	<i>Validates testability of the nominal slave path: confirms that correct timing can be simulated. Guides implementation of timing tests with T_rep timer mocks. This scenario must be covered in temporal integration tests.</i>
----------------------	---

<b>Property</b>	<b>P9</b>
<b>Formula</b>	<code>(SLAVE_BITBUS.RECEIVE_DATA_FRAME and cs_frame_m != cs_ref_m and SLAVE_BITBUS.y == T_rep) --&gt; SLAVE_BITBUS.ERROR_IN_S</code>
<b>Function</b>	Verifies that when the slave receives a data frame with invalid checksum and T_rep is reached, it always transitions to ERROR_IN_S. Guarantees transmission-error detection on the slave side.
<b>FSM→C Utility</b>	<i>Specifies timed error behaviour: even on invalid checksum the slave waits T_rep before reporting. Avoids transitions too fast that could disturb the protocol. Pattern: if (!checksum_valid &amp;&amp; timer_y &gt;= T_rep) { state = ERROR_IN_S; log_error(); }</i>

<b>Property</b>	<b>P10</b>
<b>Formula</b>	<code>E&lt;&gt; (SLAVE_BITBUS.RECEIVE_DATA_FRAME and cs_frame_m != cs_ref_m and SLAVE_BITBUS.y == T_rep)</code>
<b>Function</b>	Verifies reachability of the state where the slave receives an invalid data frame after the response delay. Confirms the slave-side error scenario is modelled.
<b>FSM→C Utility</b>	<i>Guides timed error tests: confirms behaviour with a corrupted frame after waiting for the delay can be tested. Justifies tests combining data corruption with temporal constraint compliance.</i>

<b>Property</b>	<b>P11</b>
<b>Formula</b>	<code>(SLAVE_BITBUS.RECEIVE_INVALID_FRM and cs_frame_m == cs_ref_m) --&gt; (SLAVE_BITBUS.SEND_DATA_RESPONSE and invalid_data_m == 1)</code>
<b>Function</b>	Verifies that when the slave receives a frame with invalid format but valid checksum, it sends a data response with the invalid_data_m flag set to 1. Guarantees format-error signalling.
<b>FSM→C Utility</b>	<i>Distinguishes two validation levels: the C code must perform two sequential checks. If format is invalid but checksum OK, the slave responds preserving the invalid-frame information: if (checksum_valid &amp;&amp; invalid_data_m) { response.invalid_data = 1; state = SEND_DATA_RESPONSE; }</i>

<b>Property</b>	<b>P12</b>
<b>Formula</b>	<code>E&lt;&gt; (SLAVE_BITBUS.RECEIVE_INVALID_FRM and cs_frame_m == cs_ref_m)</code>
<b>Function</b>	Verifies reachability of the state where the slave receives a frame with invalid format but correct checksum. Confirms this protocol-error scenario is represented.
<b>FSM→C Utility</b>	<i>Guides protocol-validation tests: tests with syntactically invalid frames but correct checksum must be created. Validates coverage of high-level protocol errors.</i>

<b>Property</b>	<b>P13</b>
<b>Formula</b>	<code>(SLAVE_BITBUS.RECEIVE_INVALID_FRM and cs_frame_m != cs_ref_m) --&gt; SLAVE_BITBUS.ERROR_IN_S</code>

<b>Function</b>	Verifies that when the slave receives a frame with both invalid format AND incorrect checksum, it always transitions to the error state. Guarantees strict handling of combined errors.
<b>FSM→C Utility</b>	<i>Specifies multiple-error handling: combined errors trigger a direct transition to ERROR_IN_S. Simplifies code by avoiding separate handling. Pattern: if (!checksum_valid    !format_valid) { state = ERROR_IN_S; } with checksum taking priority.</i>

<b>Property</b>	<b>P14</b>
<b>Formula</b>	<code>E&lt;&gt; (SLAVE_BITBUS.RECEIVE_INVALID_FRM and cs_frame_m != cs_ref_m)</code>
<b>Function</b>	Verifies reachability of the state where the slave receives a frame with multiple errors (format and checksum). Confirms complete representation of error scenarios.
<b>FSM→C Utility</b>	<i>Justifies worst-case tests: validates that frames with several simultaneous error types can be tested. Guides implementation of extreme robustness tests.</i>

<b>Property</b>	<b>P15</b>
<b>Formula</b>	<code>(MASTER_BITBUS.RECEIVE_VALID_FRM and cs_frame_s == cs_ref_s) --&gt; MASTER_BITBUS.PROCESS_BITBUS</code>
<b>Function</b>	Verifies that when the master receives a valid frame (correct format) with correct checksum, it always transitions to PROCESS_BITBUS. Guarantees proper handling of protocol-compliant frames.
<b>FSM→C Utility</b>	<i>Confirms complete master-side validation logic: both checksum AND format must be validated before processing. Structures reception code with two-step validation. Pattern: if (checksum_valid(frame) &amp;&amp; format_valid(frame)) { state = PROCESS_BITBUS; } otherwise error handling.</i>

<b>Property</b>	<b>P16</b>
<b>Formula</b>	<code>E&lt;&gt; (MASTER_BITBUS.RECEIVE_DATA_FRAME and cs_frame_s == cs_ref_s)</code>
<b>Function</b>	Verifies reachability of the state where the master receives a valid data frame with correct checksum. Confirms that slave→master communication can be performed correctly.
<b>FSM→C Utility</b>	<i>Validates bidirectionality: confirms the master reception path is functional. Guides implementation of bidirectional communication tests.</i>

## D.3 Temporal Constraints

<b>Property</b>	<b>P17</b>
<b>Formula</b>	<code>A[] (MASTER_BITBUS.SEND_PROCESS imply MASTER_BITBUS.x == T_Pol)</code>
<b>Function</b>	Verifies that every time the master reaches SEND_PROCESS, its clock x equals exactly T_Pol (polling period). Guarantees strict compliance with the cyclic polling timing defined by the industrial protocol.
<b>FSM→C Utility</b>	<i>Imposes strict periodic timing: the C implementation must use a precise cyclic timer (x). Transmission may only occur when x == T_Pol. Pattern: if (timer_x &gt;= T_Pol) { state = SEND_PROCESS; } Justifies use of high-precision timers.</i>

Property	P18
Formula	$(\text{MASTER\_BITBUS.WAIT\_BITBUS\_RESP} \text{ and } \text{MASTER\_BITBUS.x} == \text{T\_out\_M}) \text{ --> } (\text{MASTER\_BITBUS.PROCESS\_BITBUS} \text{ or } \text{MASTER\_BITBUS.SDLC\_CONNECTION\_REQUEST})$
Function	Verifies that when the master is waiting for a Bitbus response and timeout T_out_M expires, it transitions either to PROCESS_BITBUS (response received in time) or to SDLC_CONNECTION_REQUEST. No timeout leaves the system in indefinite wait.
FSM→C Utility	<i>Specifies master timeout handling: at T_out_M expiry, two transitions depending on whether a response was received. Pattern: if (timer_x &gt;= T_out_M) { state = response_received ? PROCESS_BITBUS : SDLC_CONNECTION_REQUEST; } Prevents infinite waits.</i>

Property	P19
Formula	$\text{E}<> (\text{MASTER\_BITBUS.WAIT\_BITBUS\_RESP} \text{ and } \text{MASTER\_BITBUS.x} == \text{T\_out\_M})$
Function	Verifies reachability of the state where the master reaches its timeout while waiting for a response. Confirms the master-timeout scenario is modelled and reachable.
FSM→C Utility	<i>Guides timeout tests: validates that a timeout can be simulated by withholding a response for T_out_M. Justifies non-response and slave-disconnect tests.</i>

Property	P20
Formula	$(\text{SLAVE\_BITBUS.y} \geq \text{SLAVE\_BITBUS.T\_out\_S}) \text{ --> } \text{SLAVE\_BITBUS.T\_OUT\_EXCEEDED\_S}$
Function	Verifies that when the slave clock y reaches or exceeds T_out_S, the slave always transitions to T_OUT_EXCEEDED_S. Guarantees detection and handling of slave-side timeouts.
FSM→C Utility	<i>Defines slave timeout: unconditional transition to T_OUT_EXCEEDED_S when y &gt;= T_out_S. Pattern: if (timer_y &gt;= T_out_S) { state = T_OUT_EXCEEDED_S; } No complex recovery logic needed at this point — just detect and transition.</i>

Property	P21
Formula	$\text{E}<> (\text{SLAVE\_BITBUS.y} \geq \text{SLAVE\_BITBUS.T\_out\_S})$
Function	Verifies reachability of the state where the slave reaches its timeout. Confirms the slave-timeout scenario is represented in the model.
FSM→C Utility	<i>Guides slave timeout tests: validates that an absence of master communication can be simulated. Justifies master-loss and autonomous slave-recovery tests.</i>

Property	P22
Formula	$\text{A[]} (\text{SLAVE\_BITBUS.SEND\_LINK\_RESP} \text{ imply } \text{SLAVE\_BITBUS.y} == \text{T\_rep})$
Function	Verifies that every time the slave sends a LINK_RESP, its clock y equals exactly T_rep. Guarantees response-timing compliance for link requests.

<b>FSM→C Utility</b>	<i>Imposes a fixed response delay for LINK_RESP: the slave must wait exactly T_rep before sending. Pattern: wait_until(timer_y == T_rep); send_link_response(); timer_y = 0; Guarantees predictable and protocol-compliant temporal behaviour.</i>
----------------------	--

<b>Property</b>	<b>P23</b>
<b>Formula</b>	$A[] \text{ (SLAVE\_BITBUS.SEND\_UNLINK\_RESP imply SLAVE\_BITBUS.y == T\_rep)}$
<b>Function</b>	Verifies that every time the slave sends an UNLINK_RESP, its clock y equals T_rep. Guarantees response-timing compliance for unlink requests.
<b>FSM→C Utility</b>	<i>Unifies timing of all responses: UNLINK_RESP uses the same T_rep delay as LINK_RESP. Simplifies implementation by using a generic response-delay function. Reusable pattern: response_delay(T_rep); send_unlink_response();</i>

<b>Property</b>	<b>P24</b>
<b>Formula</b>	$A[] \text{ (SLAVE\_BITBUS.SEND\_DATA\_RESPONSE imply SLAVE\_BITBUS.y == T\_rep)}$
<b>Function</b>	Verifies that every time the slave sends a data response, its clock y equals T_rep. Guarantees response-timing compliance for all data requests.
<b>FSM→C Utility</b>	<i>Confirms temporal uniformity: all slave responses (LINK, UNLINK, DATA) use T_rep. A single timing-management function can be implemented for all responses, reducing complexity and error risk.</i>

## D.4 Liveness Properties

<b>Property</b>	<b>P25</b>
<b>Formula</b>	$\text{MASTER\_BITBUS.PROCESS\_BITBUS} \text{ --> MASTER\_BITBUS.SEND\_PROCESS}$
<b>Function</b>	Verifies that every time the master reaches PROCESS_BITBUS, it will eventually reach SEND_PROCESS. Guarantees absence of livelock and continuous communication cycle progress.
<b>FSM→C Utility</b>	<i>Guarantees code progress: PROCESS_BITBUS cannot be a terminal state. The C implementation must ensure a transition to SEND_PROCESS always follows processing. Pattern: process_data(); state = SEND_PROCESS; Infinite loops in PROCESS_BITBUS are forbidden.</i>

<b>Property</b>	<b>P26</b>
<b>Formula</b>	$\text{MASTER\_BITBUS.WAIT\_FOR\_CONNECTION} \text{ and SLAVE\_SDLC.ACK} \text{ --> MASTER\_BITBUS.PROCESS\_BITBUS}$
<b>Function</b>	Verifies that when the master waits for a connection and the SDLC slave sends an ACK, the master will eventually reach PROCESS_BITBUS. Guarantees correct Bitbus resumption after SDLC connection establishment.
<b>FSM→C Utility</b>	<i>Specifies cross-layer synchronisation: after receiving an SDLC ACK, transition to PROCESS_BITBUS to resume Bitbus. Pattern: if (state == WAIT_FOR_CONNECTION &amp;&amp; sdlc_ack_received()) { state = PROCESS_BITBUS; } Ensures SDLC-Bitbus layer consistency.</i>

## D.5 Resource Bounds

Property	P27
Formula	$A[] \text{ (MASTER\_BITBUS.attempt\_bb} \leq 2)$
Function	Verifies that the Bitbus retry counter (attempt_bb) never exceeds 2. Guarantees an upper bound on retransmissions to prevent infinite retry loops and ensure deterministic resource use.
FSM→C Utility	<i>Bounds Bitbus retries: the C code must implement an attempt_bb counter with strict check <math>\leq 2</math>. Pattern: if (++attempt_bb &gt; 2) { abandon_and_reset(); } else { retry_transmission(); } Guarantees deterministic termination and avoids resource exhaustion on persistent failure.</i>

Property	P28
Formula	$A[] \text{ (MASTER\_BITBUS.attempt\_link} \leq 3)$
Function	Verifies that the link attempt counter (attempt_link) never exceeds 3. Guarantees an upper bound on connection attempts to prevent infinite retries on persistent slave failure.
FSM→C Utility	<i>Bounds link attempts: maximum 3 LINK tries. Pattern: if (++attempt_link &gt; 3) { report_link_failure(); state = ERROR_STATE; } else { resend_link_request(); } Enables rapid slave-failure detection and supervisory system alerting.</i>

Property	P29
Formula	$A[] \text{ (MASTER\_BITBUS.attempt\_unlink} \leq 3)$
Function	Verifies that the unlink attempt counter (attempt_unlink) never exceeds 3. Guarantees an upper bound on disconnection attempts, ensuring deterministic termination even when the slave does not respond.
FSM→C Utility	<i>Bounds unlink attempts: maximum 3 UNLINK tries. Pattern: if (++attempt_unlink &gt; 3) { force_disconnect(); } else { resend_unlink_request(); } Allows forced disconnection after 3 failures, preventing the master from waiting indefinitely for unlink confirmation.</i>

## D.6 Sequencing with the SDLC Layer

Property	P30
Formula	$A[] \text{ (MASTER\_BITBUS.SEND\_LINK\_REQ} \text{ imply MASTER\_SDLC.slave\_state\_in\_m} == \text{NRM})$
Function	Verifies that every time the Bitbus master sends a link request, the SDLC slave state seen by the master is NRM (Normal Response Mode). Guarantees Bitbus link operations are only initiated when the SDLC layer is stable and operational.
FSM→C Utility	<i>Imposes an SDLC precondition: before sending LINK_REQ, verify slave_state == NRM. Pattern: if (slave_sdlc_state != NRM) { wait_for_sdlc_ready(); } send_link_request(); Ensures protocol-layer consistency and prevents Bitbus requests over an unestablished SDLC link.</i>

Property	P31
----------	-----

<b>Formula</b>	<code>A[] (MASTER_BITBUS.SEND_ALPHANUM_M imply MASTER_SDL_C.slave_state_in_m == NRM)</code>
<b>Function</b>	Verifies that every time the master sends alphanumeric data, the SDLC state is NRM. Guarantees application data exchanges only occur on an established, stable SDLC connection.
<b>FSM→C Utility</b>	<i>Precondition for data transmission: verify slave_state == NRM before every data send. Pattern: assert(slave_sdlc_state == NRM); send_alphanum_data(); Prevents data loss by ensuring the link layer is operational.</i>

<b>Property</b>	<b>P32</b>
<b>Formula</b>	<code>A[] (MASTER_BITBUS.SEND_UNLINK_REQ imply MASTER_SDL_C.slave_state_in_m == NRM)</code>
<b>Function</b>	Verifies that every time the master sends an unlink request, the SDLC state is NRM. Guarantees unlink operations are performed in the context of an active SDLC connection.
<b>FSM→C Utility</b>	<i>Precondition for unlinking: SDLC must be in NRM. Pattern: if (slave_sdlc_state == NRM) { send_unlink_request(); } else { log_error("SDLC not ready"); } Ensures clean session termination on an active link.</i>

<b>Property</b>	<b>P33</b>
<b>Formula</b>	<code>A[] (MASTER_BITBUS.SEND_ALPHANUM_M imply !SLAVE_NO_LINKED)</code>
<b>Function</b>	Verifies that every time the master sends alphanumeric data, the slave is linked (SLAVE_NO_LINKED == 0). Guarantees no application data exchange occurs without a prior Bitbus link.
<b>FSM→C Utility</b>	<i>Double precondition: SDLC in NRM AND Bitbus linked. Pattern: if (slave_sdlc_state == NRM &amp;&amp; slave_linked) { send_data(); } else { error_not_linked(); } Strengthens safety by checking both protocol layers before transmission.</i>

<b>Property</b>	<b>P34</b>
<b>Formula</b>	<code>A[] (MASTER_BITBUS.SEND_UNLINK_REQ imply !SLAVE_NO_LINKED)</code>
<b>Function</b>	Verifies that every time the master sends an unlink request, the slave is already linked. Guarantees logical consistency by forbidding unlink attempts on a non-existent connection.
<b>FSM→C Utility</b>	<i>Prevents invalid UNLINKs: only unlink if already linked. Pattern: if (!slave_linked) { log_error("Already unlinked"); return; } send_unlink_request(); Prevents logic errors and inconsistent states.</i>

## D.7 Error Handling and Reset

<b>Property</b>	<b>P35</b>
<b>Formula</b>	<code>MASTER_BITBUS.ERROR_IN_M --&gt; MASTER_BITBUS.SDL_C.CONNECTION_REQUEST</code>



<b>Function</b>	Verifies that every time the master detects an error (ERROR_IN_M), it will eventually reach the reset state (SDLC_CONNECTION_REQUEST). Guarantees every master-side error leads to a controlled protocol reinitialisation.
<b>FSM→C Utility</b>	<i>Error-recovery strategy: every master error triggers a full reset to SDLC_CONNECTION_REQUEST. Pattern: if (error_detected) { cleanup_state(); state = SDLC_CONNECTION_REQUEST; } Simplifies error handling using a global reset strategy rather than complex local recovery.</i>

<b>Property</b>	<b>P36</b>
<b>Formula</b>	SLAVE_BITBUS.ERROR_IN_S --> MASTER_BITBUS.SDLC_CONNECTION_REQUEST
<b>Function</b>	Verifies that every time the slave detects an error (ERROR_IN_S), the master will eventually reach the reset state. Guarantees propagation of slave errors to the master and synchronised error recovery.
<b>FSM→C Utility</b>	<i>Master-slave error synchronisation: a slave error must be signalled to the master, which initiates the reset. Requires an error-signalling mechanism (flag, special message). Master code: if (slave_error_received) { state = SDLC_CONNECTION_REQUEST; } Ensures coordinated recovery.</i>

<b>Property</b>	<b>P37</b>
<b>Formula</b>	A[] (MASTER_BITBUS.ERROR_IN_M imply MASTER_SDLC.slave_state_in_m == NRM)
<b>Function</b>	Verifies that every time the master is in error state, the underlying SDLC state is NRM. Guarantees Bitbus errors only occur in the context of an established SDLC connection.
<b>FSM→C Utility</b>	<i>Distinguishes Bitbus vs SDLC errors: a Bitbus error occurs on an operational SDLC. Guides diagnostics: if (error &amp;&amp; sdlc_state != NRM) { root_cause = SDLC_LAYER; } else { root_cause = BITBUS_LAYER; }</i>

<b>Property</b>	<b>P38</b>
<b>Formula</b>	A[] (SLAVE_BITBUS.ERROR_IN_S imply SLAVE_SDLC.slave_state == NRM)
<b>Function</b>	Verifies that every time the slave is in error state, the slave SDLC state is NRM. Guarantees the same consistency on the slave side: application errors are detected on a functional link layer.
<b>FSM→C Utility</b>	<i>Same principle on the slave side: Bitbus error only if SDLC is in NRM. Simplifies error diagnosis and fault localisation in the layered architecture.</i>

## D.8 Reachability of Key States

<b>Property</b>	<b>P39</b>
<b>Formula</b>	E<> MASTER_BITBUS.PROC_SEND_LINK_REQ
<b>Function</b>	Verifies reachability of the state where the master processes sending a link request. Confirms the link phase is effectively accessible in the model, validating completeness of the connection-establishment scenario.

<b>FSM→C Utility</b>	<i>Validates completeness of link code: confirms a path to PROC_SEND_LINK_REQ exists. Justifies connection-establishment tests and guarantees this feature is implemented and reachable.</i>
----------------------	--

<b>Property</b>	<b>P40</b>
<b>Formula</b>	<code>E&lt;&gt; MASTER_BITBUS.PROC_SEND_UNLINK_REQ</code>
<b>Function</b>	Verifies reachability of the state where the master processes sending an unlink request. Confirms the graceful connection-termination phase is modelled and accessible.
<b>FSM→C Utility</b>	<i>Validates completeness of unlink code: confirms the graceful disconnection path is implemented. Guides session-termination and resource-cleanup tests.</i>

<b>Property</b>	<b>P41</b>
<b>Formula</b>	<code>E&lt;&gt; MASTER_BITBUS.PROC_SEND_ALPHANUM_M</code>
<b>Function</b>	Verifies reachability of the state where the master processes sending alphanumeric data. Confirms the application data exchange phase is accessible, validating the nominal communication scenario.
<b>FSM→C Utility</b>	<i>Validates the complete nominal path: from initialisation to application data sending. Confirms the implementation can reach the protocol's main objective (data transfer). Justifies end-to-end tests.</i>

<b>Property</b>	<b>P42</b>
<b>Formula</b>	<code>E&lt;&gt; SLAVE_BITBUS.SEND_LINK_RESP</code>
<b>Function</b>	Verifies reachability of the state where the slave sends a link response. Confirms the slave can respond to link requests, validating reactive slave behaviour for connection establishment.
<b>FSM→C Utility</b>	<i>Validates slave reactivity: confirms the slave can process and respond to LINK_REQ. Guides bidirectional handshake and master-slave synchronisation tests.</i>

<b>Property</b>	<b>P43</b>
<b>Formula</b>	<code>E&lt;&gt; SLAVE_BITBUS.SEND_UNLINK_RESP</code>
<b>Function</b>	Verifies reachability of the state where the slave sends an unlink response. Confirms the slave can participate in graceful connection termination.
<b>FSM→C Utility</b>	<i>Validates bidirectional cleanup: confirms the slave actively participates in termination. Guides clean disconnection and slave-side resource-release tests.</i>

<b>Property</b>	<b>P44</b>
<b>Formula</b>	<code>E&lt;&gt; SLAVE_BITBUS.SEND_ALPHANUM_S</code>
<b>Function</b>	Verifies reachability of the state where the slave sends alphanumeric data. Confirms the slave can emit data responses, validating full bidirectional communication.
<b>FSM→C Utility</b>	<i>Validates bidirectional communication: confirms the slave can not only receive but also send data. Justifies full-duplex and two-way data transfer tests.</i>

## D.9 Logical Consistency, Mutual Exclusion and Traceability

Property	P45
Formula	$A[] \quad (\text{MASTER\_BITBUS.frame\_sent\_m} == \text{data\_response\_m} \implies \text{SLAVE\_NO\_LINKED} == 0)$
Function	Verifies that every time a data-response frame is sent, the slave is linked ( $\text{SLAVE\_NO\_LINKED} == 0$ ). Guarantees data responses are only emitted within an established Bitbus session.
FSM→C Utility	<i>Session invariant: never send data without an active link. Pattern: <code>assert(slave_linked == true); send_data_response();</code> Prevents logic errors where data would be sent outside a session context.</i>

Property	P46
Formula	$A[] \quad (\text{MASTER\_BITBUS.SEND\_LINK\_REQ} \implies \text{SLAVE\_NO\_LINKED} == 1)$
Function	Verifies that every time the master sends a link request, the slave is not linked ( $\text{SLAVE\_NO\_LINKED} == 1$ ). Guarantees logical consistency by forbidding redundant link requests on an already-established session.
FSM→C Utility	<i>Prevents redundant LINKs: only link if not already linked. Pattern: <code>if (slave_linked) { log_error("Already linked"); return; } send_link_request();</code> Prevents state inconsistencies and avoids unnecessary operations.</i>

Property	P47
Formula	$A[] \quad (\text{MASTER\_BITBUS.SEND\_UNLINK\_REQ} \implies \text{SLAVE\_NO\_LINKED} == 0)$
Function	Verifies that every time the master sends an unlink request, the slave is linked. Guarantees unlink is only attempted on existing connections, maintaining session-state consistency.
FSM→C Utility	<i>Unlink consistency: only unlink if linked (see P34). Reinforces with a strict precondition in code.</i>

Property	P48
Formula	$\text{MASTER\_BITBUS.ERROR\_IN\_M} \dashv\vdash \text{MASTER\_BITBUS.PROCESS\_BITBUS}$
Function	Verifies that every time the master detects an error, it will eventually return to <code>PROCESS_BITBUS</code> . Guarantees that after error handling and reset, the system returns to a stable operational state.
FSM→C Utility	<i>Guarantees recovery: after error and reset, return to operational state (<code>PROCESS_BITBUS</code>). Ensures the code never stays permanently in an error state. Recovery pattern: <code>error_handler() -&gt; reset() -&gt; state = PROCESS_BITBUS; resume_normal_operation();</code></i>

Property	P49
Formula	$A[] \quad \text{not} \quad (\text{MASTER\_BITBUS.SEND\_LINK\_REQ} \text{ and } \text{MASTER\_BITBUS.SEND\_UNLINK\_REQ})$

<b>Function</b>	Verifies strict mutual exclusion between sending link requests and unlink requests. Guarantees no system state allows both contradictory operations simultaneously.
<b>FSM→C Utility</b>	<i>LINK/UNLINK mutual exclusion: implemented via mutually exclusive states. With a single state variable (enum), mutual exclusion is guaranteed naturally. No additional locks required.</i>

<b>Property</b>	<b>P50</b>
<b>Formula</b>	$A[] \quad \text{not} \quad (\text{MASTER\_BITBUS.SEND\_ALPHANUM\_M} \quad \text{and} \quad \text{MASTER\_BITBUS.SEND\_LINK\_REQ})$
<b>Function</b>	Verifies mutual exclusion between sending alphanumeric data and link requests. Guarantees the link phase and data transfer phase do not overlap.
<b>FSM→C Utility</b>	<i>LINK-then-DATA sequencing: never simultaneous. Strict sequential implementation: complete LINK before allowing DATA. Pattern: state = SEND_LINK_REQ; wait_link_complete(); state = SEND_ALPHANUM_M;</i>

<b>Property</b>	<b>P51</b>
<b>Formula</b>	$A[] \quad \text{not} \quad (\text{MASTER\_BITBUS.SEND\_ALPHANUM\_M} \quad \text{and} \quad \text{MASTER\_BITBUS.SEND\_UNLINK\_REQ})$
<b>Function</b>	Verifies mutual exclusion between sending alphanumeric data and unlink requests. Guarantees data transfers and session termination are sequential, not concurrent.
<b>FSM→C Utility</b>	<i>DATA-then-UNLINK sequencing: complete transfers before unlinking. Pattern: finish_data_transfer(); state = SEND_UNLINK_REQ; Prevents loss of in-transit data during disconnection.</i>

<b>Property</b>	<b>P52</b>
<b>Formula</b>	$A[] \quad \text{not} \quad ((\text{SLAVE\_BITBUS.SEND\_LINK\_RESP} \quad \text{and} \quad \text{SLAVE\_BITBUS.SEND\_UNLINK\_RESP}) \quad \text{or} \quad (\text{SLAVE\_BITBUS.SEND\_LINK\_RESP} \quad \text{and} \quad \text{SLAVE\_BITBUS.SEND\_DATA\_RESPONSE}) \quad \text{or} \quad (\text{SLAVE\_BITBUS.SEND\_UNLINK\_RESP} \quad \text{and} \quad \text{SLAVE\_BITBUS.SEND\_DATA\_RESPONSE}))$
<b>Function</b>	Verifies complete mutual exclusion among the three slave response types (link, unlink, data). Guarantees the slave sends only one response type at a time, ensuring exchange consistency and non-ambiguity.
<b>FSM→C Utility</b>	<i>Ternary mutual exclusion: one response type at a time. Implementation: enum ResponseType { LINK_RESP, UNLINK_RESP, DATA_RESP }; ResponseType current_response; Simplifies master-side reception code, which handles only one response type per cycle.</i>

<b>Property</b>	<b>P53</b>
<b>Formula</b>	$\text{MASTER\_BITBUS.SEND\_LINK\_REQ} \quad \text{-->} \quad (\text{MASTER\_BITBUS.RECEIVE\_LINK\_RESP} \quad \text{or} \quad \text{MASTER\_BITBUS.ERROR\_IN\_M} \quad \text{or} \quad \text{MASTER\_BITBUS.SDLC\_CONNECTION\_REQUEST})$
<b>Function</b>	Verifies request-response traceability for linking: after a link request is sent, the system will reach either response reception, an error state, or a new SDLC connection request. Guarantees no link request is left without a defined outcome.
<b>FSM→C Utility</b>	<i>Guarantees a deterministic future after LINK_REQ: three clearly-defined outcomes. Guides timeout and error-handling implementation: after SEND_LINK_REQ, wait for</i>

	<i>RECEIVE_LINK_RESP with a timeout leading to ERROR_IN_M or SDLC_CONNECTION_REQUEST. Pattern: send_link_req(); wait_response_or_timeout(); handle_outcome();</i>
--	---

Property	P54
Formula	MASTER_BITBUS.SEND_UNLINK_REQ --> (MASTER_BITBUS.RECEIVE_UNLINK_RESP or MASTER_BITBUS.SDLC_CONNECTION_REQUEST)
Function	Verifies request-response traceability for unlinking: after an unlink request is sent, the system will reach either an unlink response or a new SDLC connection request. Guarantees no unlink request leaves the system in an undefined state.
FSM→C Utility	<i>Guarantees two outcomes after UNLINK_REQ: response or reset. Pattern: send_unlink_req(); wait_response_or_timeout(); if (timeout) { state = SDLC_CONNECTION_REQUEST; } else { state = RECEIVE_UNLINK_RESP; } Ensures clean termination even without slave confirmation.</i>

## Conclusion

The 54 properties presented in this document constitute a comprehensive formal verification framework for the Bitbus protocol. Each property has been enriched with a description of its practical utility for embedded C implementation, establishing a direct bridge between formal model-checking verification and software development.

This approach guarantees that the implemented code respects not only the functional specifications, but also the safety, liveness, temporal, and logical consistency properties validated by formal verification. The constraints extracted from these properties directly guide implementation decisions regarding timer management, retry counters, state mutual exclusion, and error handling.

Together these properties form a complete methodology for developing critical systems based on formal verification, where every assertion of the formal model translates into a verifiable constraint in C code — ensuring traceability and consistency throughout the development process from specification to implementation.