
debug_reg_seled[4:0]
clk
RegWrite
ALUControl[3:0]
ALUSrc
MemWrite_in
ACL_MISO
ImmSrc[2:0]
reset
en
ResultSrc[1:0]
PCSrc[1:0]
reg_file
DATA[31:0]
Debug_Source_select[4:0]
Destination_select[4:0]
Source_select_1[4:0]
Source_select_2[4:0]
clk
reset
write_enable
Debug_out[31:0]
out_1[31:0]
out_2[31:0]
Register_file
alu
A
B
CO
N
OVF
Z
DATA_A[31:0]
DATA_B[31:0]
control[3:0]
OUT[31:0]
ALU
CO
N
OVF
Zero
mux_alu_srcb
input_0[31:0]
input_1[31:0]
select
output_value[31:0]
Mux_2to1
mem_decoder
ADDR[31:0]
Ext_ReadData[31:0]
MemWrite_in
SPI_ReadData[31:0]
store_instr[3:0]
Ext_WE[3:0]
ReadData_Out[31:0]
SPI_WE
Memory_Interface_Decoder
store_dec
funct3[2:0]
byte_enable[3:0]
Store_Decoder
spi_module
ADDR[31:0]
MISO
WD[31:0]
WE
clk
reset
CS_N
MOSI
RDD[31:0]
SCLK
SPI_Peripheral
ACL_CSN
ACL_MOSI
ACL_SCLK
imm_ext
DATA[31:0]
select[2:0]
Extended_data[31:0]
Extender
load_ext
funct3[2:0]
raw[31:0]
extended[31:0]
Load_Extend
d_mem
ADDR[31:0]
WD[31:0]
WE[3:0]
clk
RD[31:0]
Memory
pc_reg
DATA[31:0]
clk
reset
OUT[31:0]
Register_reset
i_mem
ADDR[31:0]
RDD[31:0]
Instruction_memory
PC[31:0]
debug_reg_out[31:0]
instr[31:0]
adder_pc_target
DATA_A[31:0]
DATA_B[31:0]
OUT[31:0]
Adder
adder_pc_plus_4
DATA_A[31:0]
DATA_B[31:0]
OUT[31:0]
Adder
mux_result
input_0[31:0]
input_1[31:0]
input_2[31:0]
input_3[31:0]
select[1:0]
output_value[31:0]
Mux_4to1
mux_pc_hold
input_0[31:0]
input_1[31:0]
select
output_value[31:0]
Mux_2to1
jalr_mask
in[31:0]
out[31:0]
LSB_Clear
mux_pc_next
input_0[31:0]
input_1[31:0]
input_2[31:0]
input_3[31:0]
select[1:0]
output_value[31:0]
Mux_4to1