Transmission I	Transmission Line Structure Table										
Impedance Id	Transmission Line	Target Impedance	Calculated Impedance	Trace layer	Lower Trace Width	Upper Trace Width	Reference layers	Substack			
1	Coated Microstrip	50	56.27	Top Layer	16.00mil	16.00mil	GND1	Board Layer Stackup			
2	Offset Stripline	50	49.05	Signal 1	6.00mil	6.00mil	GND1,GND2	Board Layer Stackup			
3	Offset Stripline	50	49.10	Signal 2	6.00mil	6.00mil	GND2,GND3	Board Layer Stackup			
4	Offset Stripline	50	49.10	Signal 3	6.00mil	6.00mil	GND3,Signal 4	Board Layer Stackup			
5	Offset Stripline	50	49.10	Signal 4	6.00mil	6.00mil	Signal 3,GND4	Board Layer Stackup			
6	Offset Stripline	50	49.10	Signal 5	6.00mil	6.00mil	GND4,GND5	Board Layer Stackup			
7	Offset Stripline	50	49.05	Signal 6	6.00mil	6.00mil	GND5,GND6	Board Layer Stackup			
8	Coated Microstrip	50	56.27	Bottom Layer	16.00mil	16.00mil	GND6	Board Layer Stackup			

Laver Stack Legend


Realistic View FMCRF Fermilab Multi-Channel R Farming South Channel R FMCRF Fermilab Multi-Channel R FMCRF Fermilab Multi-Channel R FMCRF FROM South Channel R FMCRF FMCRF

Drill Table

Drill Table								
Symbol	Count	Hole Size	Plated	Hole Tolerance				
	23499	8.00mil	Plated					
₩	181	12.00mil	Plated					
	74	15.00mil	Plated					
\Diamond	215	20.00mil	Plated					
©	1	25.00mil	Plated					
*	2	35.00mil	Plated					
∇	6	38.00mil	Plated					
0	53	40.00mil	Plated					
\bowtie	4	54.00mil	Plated					
¢	4	57.09mil	Non-Plated					
Ħ	140	67.00mil	Plated					
\$\$	10	125.00mil	Plated					
	24189 Total							


ioni ke ke ke i

RF Gen 4



ReadMe File for RF Gen4

- The project/board name is "RF Gen4"
- Quantity of boards is 13
- Turnaround time for first board is two weeks. If this is not possible, let me know what is.
- 4. This quote should take into consideration the following:
 - This project is for manufacture of pc boards, purchase of components, and assembly.
 - Assembly will be done in 2 stages. The first stage will result in 1 pc board fully assembled.
 - The second stage will have the remaining boards assembled once we approve the design.
- Class: Fabricate PCB in accordance with IPC-6012A, Class 2; per IPC-6011 using customer data.
- 6. Rout Type: ARRAY-ROUT & RETAIN
- The board is 14 layers. Stackup is defined in the included drawing RF Gen4 Spec Sheet.pdf
- 8. 5mil line, 5 mil space
- The final thickness needs to be 0.095" or less. If the layer thicknesses in "RF Gen4 Spec Sheet.pdf" need to be modified to achieve the required impedance control, that is permitted as long as board thickness doesn't exceed 0.095".
- If copper thieving is needed to achieve copper balance and to prevent warping, you are permitted to do so.
- The board shall be manufactured using Rogers 4350B. If you wish to use an equivalent, please contact me so we can discuss it.
- There are some vias that need to be filled with non-conductive epoxy, overplated and capped. They are 18 mill pads with 8 mill drills, and any 12 mil drill holes.
- This pc board has through hole and blind vias. The blind vias exist in the top layer to the adjacent GND plane layer.
- 14. Vias shall be tented on top and bottom laver
- 15. Copper weight is 1/2 oz.
- 16. Material finish is ENIG
- 17. SMOBC (Solder mask over bare copper)
- 18. Hole sizes are finished after plating.
- 19. Testing: Netlist testing for connectivity, opens, and shorts
- 20. Copper plating on PTH: minimum 1 mil plating in the hole
- 21. Drill hole tolerance: <50mil +/- 3mil
- 22. Drill hole tolerance: >50mil +/- 7mil
- 23. This board is impedance controlled. All signals are 50 ohms to the adjacent GND plane. The MOST IMPORTANT signals are the 16 mil wide co-planar waveguide signals on the top layer. Those signals have GND vias stitched parallel to the traces. Soldermask has been removed from these traces as shown in the picture below. This must be taken into account when calculating co-planar waveguide impedance.



- 100 ohm Differential to adjacent GND layers for the 5 mil traces with 10 mil spacing on Signal layer 1 and Signal layer 6.
- Any questions or suggestions for modifications must be discussed with me.