

# Mixed RTL/TLM/AMS modeling

Stefano Centomo

## Course introduction: Lab topics


#### Emulate the design flow of a real embedded/cyber-physical system

#### Specification

- Compilation/execution/debugging of SystemC code
- Modeling of SystemC at RTL level
- Modeling of SystemC at TLM level
- Time evolution in SystemC
- Modeling analog and continuous behaviors: SystemC-AMS
- Components integration
- Mixing SystemC RTL, TLM and AMS

#### SW Synthesis

- Platforms, testbenches and drivers
- Model Based Design




#### HW Synthesis

- VHDL modeling at RTL
- Automatic Synthesis from TLM descriptions
- Automatic Synthesis of RTL VHDL code

# Design


## Design flow

- In theory: top-down approach
  - Choose and describe the functionality
  - Implement it with abstract communication (TLM)
  - Implement proper communication protocol (RTL)
  - Gate-level synthesis
- In practice: reuse
  - Fundamental to meet time to market constraints and to save money (design+verification)



## Mixed Modeling


- Mixed modeling
  - Implied by reuse
    - Integrate components developed at different levels of abstractions
  - Transactor
    - Translator in the communication between modules implemented at different levels of abstraction
    - Allows mixed modeling and testbench reuse



# Connecting RTL and TLM Basic Transactors


## Transactor: main idea

- Two APIs
  - Higher level of abstraction (TLM)
    - TLM standard functions
  - Lower level of abstraction (RTL)
    - Sequence of read/write operations on RTL ports




## Transactor: mapping

Define a mapping between RTL ports and TLM payload fields



## Transactor: communication

- Transaltion of TLM function calls to sequences of RTL signal operations
  - From blocking/non blocking primitives to cycle accurate temporization and handshaking
  - Root:
    - Two modes, read and write
    - Correspond to b\_transport invocations with different command parameters




#### Transactor: structure

- Transactor structure
  - B\_transport interface towards TLM
  - Depending on the command
    - Activates the WRITE process to set number\_port and number\_isready port

Activates the READ process to get the value of the result\_port and

result\_isready port



## Transactor: Example

```
void root RTL transactor::WRITEPROCESS(){
                                                           while (true) {
                                                            wait(begin_write);
void root RTL transactor::b transport
      (tlm::tlm_generic_payload& trans, sc_time& t){
                                                            rst.write(1);
 tlm::tlm_command cmd = trans.get_command();
                                                            din.write(ioDataStruct.datain);
 switch (cmd) {
                                                            din_rdy.write(1);
  case tlm::TLM_WRITE_COMMAND:
                                                            end_write.notify();
   ioDataStruct = *((iostruct*) trans.get_data_ptr());
                                                            wait();
   begin_write.notify();
   wait(end write);
                                                         }}
   break;
  case tlm::TLM READ COMMAND:
                                                         void root RTL transactor::READPROCESS(){
   ioDataStruct = *((iostruct*) trans.get_data_ptr());
                                                           while (true) {
   begin read.notify();
                                                            wait(begin_read);
   wait(end_read);
   break;
                                                            while(dout rdy.read() != 1)
  default:
                                                            wait();
   break;
                                                            ioDataStruct.result=dout.read();
                                                            end_read.notify();
```


Extending to the hybrid domain TLM/AMS communication

## Available interfaces

- SystemC-AMS provides interfaces for the discrete event environment
  - TDF "extra-cluster" ports
    - sca\_tdf::sca\_de::sca\_in<T>
    - sca\_tdf::sca\_de::sca\_out<T>
  - LSF specialized sources and sinks
    - sca\_lsf::sca\_de::sca\_source
    - sca\_lsf::sca\_de::sca\_sink
  - ELN voltage or current sources and sinks controlled by DE kernel
    - sca\_eln::sca\_de::sca\_vsourse and sca\_eln::sca\_de::sca\_isource
    - sca eln::sca de::sca vsink and sca eln::sca de::sca isink
- All the provided interfaces requires a SystemC signal in the DE side
  - Templatic for TDF (any type can be used)
  - Double for ELN and LSF
- None of the MoC accepts TLM sockets!
  - Only RTL models can be connected to AMS models

# TLM/AMS communication using TLM/RTL transactors

- **Remember:** when you assign a value to a signal the time does not advance, the delta count does!
  - Propagate values using asynchronous processes
- Solution: insert a RTL layer between TLM and AMS
  - Double interface:
    - TLM/RTL transactor to communicate with the TLM side
    - AMS with DE ports in the AMS side



## SystemC into action

- Uncompress the archive
  - \$ tar xjvf lesson\_06\_srcs.tar.bz2
  - \$ cd lesson\_06\_srcs/
  - \$ Is root\_assertions root\_transactor ams\_transactor
  - \$ cd root\_transactor

- \$ ls
  - bin inc obj src
- Compile
  - \$ make
  - \$ ./bin/root\_RTL.x

RESET FSM SQRT B_TR SQRT FSM + ret FSM B_TR SQRT RE		Trans RESET	Root SQRT FSM	Root SQRT	ТВ	Trans B_TR	Root SQRT FSM	Trans WRITE + ret	Root SQRT FSM	Trans B_TR	Root SQRT	Trans READ
---	--	----------------	---------------------	--------------	----	---------------	---------------------	-------------------------	---------------------	---------------	--------------	---------------

0

Root SQRT FSM	Root SQRT		Root SQRT FSM	Root SQRT	Root SQRT FSM	Trans ret	ТВ	STOP
---------------------	--------------	--	---------------------	--------------	---------------------	--------------	----	------

## SystemC-AMS into action

- Uncompress the archive
  - \$ tar xzvf06\_transactors\_and\_assertions.tar.gz
  - \$ cd 06\_transactors\_and\_assertions/
  - \$ Is root\_assertions root\_transactor ams\_transactor
  - \$ cd ams\_transactor

- \$ Is
  - bin inc obj src
- Compile
  - \$ make
  - \$
     ./bin/feedback\_syste
     m.x
- Plant (LSF) and Controller (TDF) system communicating through TLM primitives
  - Tracing the execution using gnuplot
    - Log files in the logs directory
    - A gnuplot script is provided
    - Generate a EPS file of the execution

#### Resources

- F. Balarin, R. Passerone, "Specification, Synthesis, and Simulation of Transactor Processes", in IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems (Volume 26, Issue 10)
- N. Bombieri, N. Deganello, F. Fummi, "Integrating RTL IPs into TLM designs through automatic transactor generation", in Proc. of IEEE/ACM DATE 2008
- N. Bombieri, G. Pravadelli, F. Fummi, "On the evaluation of transactorbased verification for reusing TLM assertions and testbenches at RTL", in Proc. of IEEE/ACM DATE 2006
- M. Lora, R. Muradore, R. Reffato, F. Fummi, "Simulation Alternatives for Modeling Networked Cyber-Physical Systems", in Proc. of EUROMICRO DSD 2014
  - Li, F., Dekneuvel, E., Jacquemod, G., Quaglia, D., Lora, M., Pecheux, F., & Butaud, R. "Multi-level modeling of wireless embedded systems". In Proc. Of IEEE/ECSI FDL 2014
  - Lora, M., Muradore, R., Quaglia, D., & Fummi, F. "Simulation alternatives for the verification of networked cyber-physical systems". in Microprocessors and Microsystems, 39(8), 843-853.