

$$\cos x = 1 - \frac{x^2}{2!} + \frac{x^4}{4!} - \frac{x^6}{6!} + \dots$$

$r = 1;$

$t = 1;$

for($k=1; k < n; k++$) {

if($k \% 2 == 1$):

$t = t \times x^2 \times (1/M)$

$r = r + t$

else:

$t = t \times x^2 \times (1/M)$

$r = r - t$

}

در ابتدا سری تیلر (cos) را نوشته و بعد از آن شبکه را آن را نوشته و

نیمه و ضربی نیاز داریم

و Output خود را طبق

آن طراحی کنیم.

ضربانی که نیاز داریم: ① x^2

② دایک یک LUT برای مقایسه آن M

③ یک Reg برای ذخیره X و در مرحله بعد x^2





④ یک Reg برای ذخیره Y

⑤ یک \times برای حاصل ضرب ما


⑥ یک $+/-$ برای حاصل جمع و تفاضل

⑦ یک comparator برای چک کردن پایان عملیات

⑧ چند reg دیگر برای ذخیره متغیرهای بین محاسبات




((Controller))




این کنترل را طراحی کرده که در آن سیگنالهای منطقی قرار داده شده و در حالت 2-2 مانده
در مرحله اول init را اعمال کرد تا مطمئن شویم از state خوبی شروع کنیم در مراحل بعد x² را ماب کرده و ضرب و جمع و منهای را
اعمال کردیم.


Huffman model




در مدل همانند هم برابر با 2 یک seq و comp-
فلاش کرد.

cosxQ:1







Basic

- ☒ Background
 - ☐ None
 - ☒ Block Utilization
 - ☐ Design Partition Planner
- ☒ Logic Lock Regions
 - ☒ User-assigned Logic Lock Regions
 - ☒ Fitter-placed Logic Lock Regions
- ☒ Clock Regions
- ☒ Overlay Objects
 - ☒ Connection Lines
 - ☐ Labels
 - ☒ Differential Pin Pairs
 - ☒ Report Overlay
- ☐ Routing Details
 - ☐ Local Routing
 - ☐ Global Routing
- ☒ Logic Details
 - ☒ Logic Details
 - ☐ Ports
- ☒ Node Coloring
 - ☐ None
 - ☒ Utilization Level Based
- ☒ Other
 - ☒ Unused Resources
 - ☒ Pin and Location Assignments

Report not available

Editing Mode: ECO - EP4CGX15BF14A7

Layers Settings

Tasks

- Generate Clock
- Toggle Background
- Report Resource
- Report Compiler
- Mark Selection
- Core Reports
 - Report High-Speed
 - Report Routing
- Rapid Recompile
 - Show Change
 - Show Change
 - Show Change
- Clock Reports
 - Report Used Clock
 - Report Spine
 - Report Clock
- Periphery Report
 - Report Pins...
 - Report All I/O
 - Report Unused
 - Report Placed
 - Report HSSI B
- Partition Reports
 - Report Design

Resource Property Editor - C:/Users/ROG/Desktop/CA6/cosx/cosxQ...


File Edit View Tools Window Help Search altera.com

Node Name Location

☒ Select All

☒ |all|cosx:data|out_res_reg~7 LCCOMB_X26_Y20_N10

Logic Resource(s)



Properties/Modes Value

Register Combi


Input Port Name	Signal Name
ENA	all cosx:data address
CLK	all clk~inputclkctrl
SCLR	<Disconnected>
!ACLR	all rst~inputclkctrl


Output Port Name	Signal Name
REGOUT	all cosx:data out_res_r
COUT	<Disconnected>
COMBOUT	all cosx:data out_res_r

- Basic
- ☒ Background
 - ☐ None
 - ☒ Block Utilization
 - ☐ Design Partition Planner
 - ☒ Logic Lock Regions
 - ☒ User-assigned Logic Lock Regions
 - ☒ Fitter-placed Logic Lock Regions
 - ☒ Clock Regions
 - ☒ Overlay Objects
 - ☒ Connection Lines
 - ☐ Labels
 - ☒ Differential Pin Pairs
 - ☒ Report Overlay
 - ☐ Routing Details
 - ☐ Local Routing
 - ☐ Global Routing
 - ☒ Logic Details
 - ☒ Logic Details
 - ☐ Ports
 - ☒ Node Coloring
 - ☐ None
 - ☒ Utilization Level Based
 - ☒ Other
 - ☒ Unused Resources
 - ☒ Pin and Location Assignments


Node Pro... Layers S... Color L...

Timing Located Objects





State Machine: |all|controller:control|pstate



	Source State	Destination State	Condition
1	000	Wait	
2	AddORsub	Multiply1	(Instate)
3	AddORsub	000	(nstate)
4	Calculate_x2	Multiply1	

Transitions / Encoding /



Project Navigator Files

- cosxQ.v
- cosx.v
- controller.v

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Assembler
- Timing Analyzer
- EDA Netlist Writer
- Flow Messages
- Flow Suppressed Messages

Flow Summary

<<Filter>>

Flow Status	Successful - Tue Jan 09 23:42:03 2024
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	cosxQ
Top-level Entity Name	all
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	427 / 14,400 (3 %)
Total registers	66
Total pins	42 / 81 (52 %)
Total virtual pins	0
Total memory bits	0 / 552,960 (0 %)
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0 / 2 (0 %)
Total GXB Receiver Channel PMA	0 / 2 (0 %)
Total GXB Transmitter Channel PCS	0 / 2 (0 %)
Total GXB Transmitter Channel PMA	0 / 2 (0 %)
Total PLLs	0 / 3 (0 %)

Tasks

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate program)
- Timing Analysis
- EDA Netlist Writer
- Edit Settings

IP Catalog

- Installed IP
- Project Directory
 - No Selection Available
- Library
 - Basic Functions
 - DSP
 - Interface Protocols
 - Processors and Peripherals
 - University Program
- Search for Partner IP

All

Find...

Find Next

```

332102 Design is not fully constrained for setup requirements
332102 Design is not fully constrained for hold requirements
Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
*****
Running Quartus Prime EDA Netlist Writer
Command: quartus_eda --read_settings_files=off --write_settings_files=off cosxQ -c cosxQ
18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance
204019 Generated file cosxQ_7_1200mv_125c_slow.vo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
204019 Generated file cosxQ_7_1200mv_-40c_slow.vo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
204019 Generated file cosxQ_min_1200mv_-40c_fast.vo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
204019 Generated file cosxQ.v in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
204019 Generated file cosxQ_7_1200mv_125c_v_slow.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
204019 Generated file cosxQ_7_1200mv_-40c_v_slow.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
204019 Generated file cosxQ_min_1200mv_-40c_v_fast.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
204019 Generated file cosxQ.v.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
293000 Quartus Prime Full Compilation was successful. 0 errors, 50 warnings
    
```

System Processing (148)



Project Navigator Files

Files

cosxQ.v

cosx.v

controller.v

Tasks

Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program)

Timing Analysis

EDA Netlist Writer

Edit Settings

cosxQ.v

Compilation Report - cosxQ

controller.v

Table of Contents

Pin-Out File

Resource Section

I/O Rules Section

Device Options

Operating Settings

Messages

Suppressed Messages

Assembler

Summary

Settings

Generated Files

Device Options: C:/U

Messages

Timing Analyzer

Summary

Parallel Compilation

Clocks

Slow 1200mV 125C

Slow 1200mV -40C

Fast 1200mV -40C

Multicorner Timing

Advanced I/O Timin

Clock Transfers

Report TCCS

cosxQ.v

Compilation Report - cosxQ

controller.v

Parallel Compilation

<<Filter>>

Processors

Number

1

Number detected on machine

16

2

Maximum allowed

16

3

4

Average used

1.12

5

Maximum used

16

6

7

Usage by Processor

% Time Used

1

Processor 1

100.0%

2

Processors 2-16

0.8%

IP Catalog

Installed IP

Project Directory

No Selection Available

Library

Basic Functions

DSP

Interface Protocols

Processors and Periphe

University Program

Search for Partner IP

All <<Filter>> Find... Find Next

File TN Message

332102 Design is not fully constrained for setup requirements

332102 Design is not fully constrained for hold requirements

Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings

Running Quartus Prime EDA Netlist Writer

Command: quartus_eda --read_settings_files=off --write_settings_files=off cosxQ -c cosxQ

18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance

204019 Generated file cosxQ_7_1200mv_125c_slow.vo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

204019 Generated file cosxQ_7_1200mv_-40c_slow.vo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

204019 Generated file cosxQ_min_1200mv_-40c_fast.vo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

204019 Generated file cosxQ.v in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

204019 Generated file cosxQ_7_1200mv_125c_v_slow.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

204019 Generated file cosxQ_7_1200mv_-40c_v_slow.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

204019 Generated file cosxQ_min_1200mv_-40c_v_fast.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

204019 Generated file cosxQ.v.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning

293000 Quartus Prime Full Compilation was successful. 0 errors, 50 warnings

System Processing (148)

100% 00:00

cosxQ

Project Navigator Files

Files

cosxQ.v

cosx.v

controller.v

Tasks

Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program)

Timing Analysis

EDA Netlist Writer

Edit Settings

cosxQ.v

Table of Contents

Source Files Read

Resource Usage Summary

Resource Utilization

State Machines

State Machine - [a]

Optimization Results

Register Statistics

Multiplexer Statistics

Parameter Settings

Parameter Setting

Parameter Setting

Parameter Setting

Parameter Setting

LPM Parameter Settings

Multippliers

lpm_mult Par

Post-Synthesis Netlist

Elapsed Time Per Phase

Messages

Fitter

Summary

Settings

Parallel Compilation

Incremental Compilation

Compilation Report - cosxQ

controller.v

Fitter Summary

<<Filter>>

Fitter Status

Successful - Tue Jan 09 23:41:57 2024

Quartus Prime Version

20.1.0 Build 711 06/05/2020 SJ Lite Edition

Revision Name

cosxQ

Top-level Entity Name

all

Family

Cyclone IV GX

Device

EP4CGX15BF14A7

Timing Models

Final

Total logic elements

427 / 14,400 (3 %)

Total registers

66

Total pins

42 / 81 (52 %)

Total virtual pins

0

Total memory bits

0 / 552,960 (0 %)

Embedded Multiplier 9-bit elements

0

Total GXB Receiver Channel PCS

0 / 2 (0 %)

Total GXB Receiver Channel PMA

0 / 2 (0 %)

Total GXB Transmitter Channel PCS

0 / 2 (0 %)

Total GXB Transmitter Channel PMA

0 / 2 (0 %)

Total PLLs

0 / 3 (0 %)

IP Catalog

Installed IP

Project Directory

No Selection Available

Library

Basic Functions

DSP

Interface Protocols

Processors and Peripherals

University Program

Search for Partner IP

+ Add...

All

<<Filter>>

Find...

Find Next

File

TD

Message

332102 Design is not fully constrained for setup requirements

332102 Design is not fully constrained for hold requirements

Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings

Running Quartus Prime EDA Netlist Writer

Command: quartus_eda --read_settings_files=off --write_settings_files=off cosxQ -c cosxQ

18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance

204019 Generated file cosxQ_7_1200mv_125c_slow.vo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

204019 Generated file cosxQ_7_1200mv_40c_slow.vo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

204019 Generated file cosxQ_min_1200mv_40c_fast.vo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

204019 Generated file cosxQ.vo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

204019 Generated file cosxQ_7_1200mv_125c_v_slow.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

204019 Generated file cosxQ_7_1200mv_40c_v_slow.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

204019 Generated file cosxQ_min_1200mv_40c_v_fast.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

204019 Generated file cosxQ_v.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool

Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning

293000 Quartus Prime Full Compilation was successful. 0 errors, 50 warnings

System

Processing (148)

cosxQ

cosxQ.v

Compilation Report - cosxQ

controller.v

IP Catalog

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

cosxQ.v

Compilation Report - cosxQ

controller.v

IP Catalog

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

cosxQ.v

Compilation Report - cosxQ

controller.v

IP Catalog

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

cosxQ.v

Compilation Report - cosxQ

controller.v

IP Catalog

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

cosxQ.v

Compilation Report - cosxQ

controller.v

IP Catalog

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

cosxQ.v

Compilation Report - cosxQ

controller.v

IP Catalog

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

Files

cosxQ.v

cosx.v

controller.v

cosxQ

cosxQ.v

Compilation Report - cosxQ

controller.v

Project Navigator

Files

cosxQ.v

cosx.v

controller.v

Table of Contents

Messages

Fitter

Summary

Settings

Parallel Compilation

Incremental Compil.

Pin-Out File

Resource Section

I/O Rules Section

Device Options

Operating Settings a

Messages

Suppressed Message

Assembler

Summary

Settings

Generated Files

Device Options: C:/U

Messages

Timing Analyzer

Summary

Parallel Compilation

Clocks

Slow 1200mV 125C

Timing Analyzer Summary

<<Filter>>

Quartus Prime Version

Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition

Timing Analyzer

Legacy Timing Analyzer

Revision Name

cosxQ

Device Family

Cyclone IV GX

Device Name

EP4CGX15BF14A7

Timing Models

Final

Delay Model

Combined

Rise/Fall Delays

Enabled

IP Catalog

Installed IP

Project Directory

No Selection Available

Library

Basic Functions

DSP

Interface Protocols

Processors and Periphe

University Program

Search for Partner IP

Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program

Timing Analysis


EDA Netlist Writer


Edit Settings


All <<Filter>> Find... Find Next


```

File      TD      Message
332102 Design is not fully constrained for setup requirements
332102 Design is not fully constrained for hold requirements
> 0      Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
> 0      *****
> 0      Running Quartus Prime EDA Netlist Writer
> 0      Command: quartus_eda --read_settings_files=off --write_settings_files=off cosxQ -c cosxQ
18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance
204019 Generated file cosxQ_7_1200mv_125c_slow.vo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
204019 Generated file cosxQ_7_1200mv_-40c_slow.vo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
204019 Generated file cosxQ_min_1200mv_-40c_fast.vo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
204019 Generated file cosxQ.vo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
204019 Generated file cosxQ_7_1200mv_125c_v_slow.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
204019 Generated file cosxQ_7_1200mv_-40c_v_slow.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
204019 Generated file cosxQ_min_1200mv_-40c_v_fast.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
204019 Generated file cosxQ_v.sdo in folder "C:/Users/ROG/Desktop/CA6/cosx/simulation/modelsim/" for EDA simulation tool
> 0      Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
293000 Quartus Prime Full Compilation was successful. 0 errors, 50 warnings
  
```









Transcript

```

SIM 48> run -all
SIM 49>

```