Path Summary

	Property	Value
1	From Node	a[1]
2	To Node	product[11]
3	Launch Clock	virtual_io
4	Latch Clock	virtual_io
5	Data Arrival Time	12.250
6	Data Required Time	100.000
7	Slack	87.750

Statistics

	Property	Value	Count	Total Delay	% of Total	Min	Max
1	Setup Relationship	100.000					
2	Clock Skew	0.000					
3	Data Delay	12.250					
4	Number of Logic Levels		3				
5	Physical Delays						
1	Arrival Path						
1	Clock						
1	Clock Network (Lumped)		1	0.000		0.000	0.000
2	Data						
1	IC		4	5.624	46	0.000	3.796
2	Cell		5	6.626	54	0.000	3.084
2	Required Path						
1	Clock						
1	Clock Network (Lumped)		1	0.000		0.000	0.000

Data Path

Data Arrival

	Total	Incr	RF	Type	Fanout	Location	Element
1	0.000	0.000					launch edge time
2	0.000	0.000					clock path
1	0.000	0.000	R				clock network delay

	Total	Incr	RF	Type	Fanout	Location	Element
3	0.000	0.000	F	iExt	1	PIN_134	a[1]
4	12.250	12.250					data path
1	0.000	0.000	FF	IC	1	IOIBUF_X3_Y7_N29	a[1]~input|i
2	0.881	0.881	FF	CELL	1	IOIBUF_X3_Y7_N29	a[1]~input|o
3	4.677	3.796	FF	IC	1	DSPMULT_X13_Y8_N0	Mult0|auto_generated|mac_mult1|dataa[
4	7.761	3.084	FR	CELL	16	DSPMULT_X13_Y8_N0	Mult0|auto_generated|mac_mult1|dataou
5	7.761	0.000	RR	IC	1	DSPOUT_X13_Y8_N2	Mult0|auto_generated|mac_out2|dataa[1
6	7.862	0.101	RR	CELL	1	DSPOUT_X13_Y8_N2	Mult0|auto_generated|mac_out2|dataout
7	9.690	1.828	RR	IC	1	IOOBUF_X3_Y7_N2	product[11]~output|i
8	12.250	2.560	RR	CELL	1	IOOBUF_X3_Y7_N2	product[11]~output|o
9	12.250	0.000	RR	CELL	0	PIN_127	product[11]

Data Required

	Total	Incr	RF	Type	Fanout	Location	Element
1	100.000	100.000					latch edge time
2	100.000	0.000					clock path
1	100.000	0.000	R				clock network delay
3	100.000	0.000	R	oExt	0	PIN_127	product[11]