



# Computer Architecture: 1<sup>st</sup> Lab Assignment

Author: Sofia-Zoi Sotiriou, p3210192


## Arithmetic Addition (ADD)




## Arithmetic Subtraction (SUB)




## Logical AND






## Logical OR




# Logical NOR





# Logical GEQ




## Logical NOT




## Exclusive OR (XOR)





# 1-bit D-Flip-Flop







## 16-bit D-Flip-Flop




## 16-bit D-Flip-Flop RTL Schema




Arithmetic Addition (ADD) - M1




## Arithmetic Subtraction (SUB) - Multicycle




## Exclusive OR (XOR) - Multicycle




## Logical AND - Multicycle



## Logical OR - Multicycle




## Logical NOR - Multicycle




## Logical NOT - Multicycle






## Logical GEQ - Multicycle




## Multicycle Circuit RTL Schema









# Pseudo-Register




## Pseudo-register RTL Schema




## Multiplexer 8-to-1




## Multiplexer 8-to-1 RTL Schema






## Decoder 3-to-8 RTL Schema




Immediate extension



## Immediate extension RTL Schema



## JumpAddress Calculation



## JumpAddress Calculation RTL Schema

