

# Computer Architecture: 1st Lab Assignment Author: Sofia-Zoi Sotiriou, p3210192


#### Arithmetic Addition (ADD)




## Arithmetic Subtraction (SUB)




### Logical AND




### Logical OR




### Logical NOR




## Logical GEQ





### Logical NOT




## Exclusive OR (XOR)










#### 16-bit D-Flip-Flop









### Arithmetic Subtraction (SUB) - Multicycle




### Exclusive OR (XOR) - Multicycle







#### Logical OR - Multicycle




### Logical NOR - Multicycle




Logical NOT - Multicycle




### Logical GEQ - Multicycle




## Multicycle Circuit RTL Schema







#### Register File RTL Schema




### Pseudo-Register




#### Pseudo-register RTL Schema





## Multiplexer 8-to-1







## Multiplexer 8-to-1 RTL Schema






#### Decoder 3-to-8 RTL Schema





Immediate extension RTL Schema

## JumpAddress Calculation



### JumpAddress Calculation RTL Schema

