Software Engineering

Project I

Team 28

Team 28

- Shivam Khandelwal
- Tarun Gupta
- Sumit Kumar Jha
- Anurag Tyagi

Problem Statement

- Current experiments are not compatible on various browsers and do not support responsive design.
- Experiments require a plug-in to be installed on client side and this impacts the user experience.
- No due consideration was given to maintainability, thus making the code difficult to enhance and maintain.
- Existing code has client side dependencies.
- Existing code has very low code quality as indicated by code quality metrics.

VLSI Lab : Design Of D-Flip Flop Using Verilog

VLSI Lab : I erilog

Class Diagrams

Negative Edge Tri

VLSI Lab : I ng Verilog

Class Diagrams

Positive Edge Trig



VLSI Lab : Code Smell Identified

- Long Method - Unnecessarily large methods with multiple functionalities which could have been broken down into multiple methods.
- Duplicated code - A lot of similar code performing similar functionalities should have been bundled up into a method.



```
tx1 = x[k] ;    tx2 = x[k + 1] ;
ty1 = y[k] ;    ty2 = y[k + 1] ;
for ( i = x1 ;  ;)
{
    if ( tx2 >= tx1 && i >= tx2  ){break;}
    else if( tx2 <= tx1 && i <= tx2 ){break;}
    for ( j = ty1 - 4 ; j < ty1 + 5 ; j ++)
    {
        wire_mat[i][j] =  index ;   // update the matrix as t
    }

    if ( tx2 > tx1 ){i++;}else{i--;}
}
for ( i = ty1 ;  ;)
```



```
    if ( tx2 > tx1 ){i++;}else{i--;}
}
for ( i = ty1 ;  ;)
{
    if ( ty2 >= ty1 && i >= ty2  ){break;}
    else if( ty2 <= ty1 && i <= ty2 ){break;}
    for ( j = tx2 - 4 ; j < tx2 + 5 ; j ++)
    {
        wire_mat[j][i] =  index ;   // update the matrix as
    }

    if ( ty2 > ty1 ){i++;}else{i--;}
}
}
```



```
}
else if ( comp_node[node_index].comp_no == 2 )  // IN2
{
     MinVolt2 = minVoltage.getValue().toString()+" ";
     MaxVolt2 = maxVoltage.getValue().toString()+" ";
     RiseTime2 = riseTime.getValue().toString()+"n";
     FallTime2 = fallTime.getValue().toString()+"n";
     StepSize2 = stepSize.getValue().toString()+"n";
     TotalTime2 = totalTime.getValue().toString()+"n";

}
else if ( comp_node[node_index].comp_no == 3 ) // CLK
```



```
}
else if ( comp_node[node_index].comp_no == 3 ) // CLK
{
     MinVolt3 = minVoltage.getValue().toString()+" ";
     MaxVolt3 = maxVoltage.getValue().toString()+" ";
     RiseTime3 = riseTime.getValue().toString()+"n";
     FallTime3 = fallTime.getValue().toString()+"n";
     StepSize3 = stepSize.getValue().toString()+"n";
     TotalTime3 = totalTime.getValue().toString()+"n";

}
```

VLSI Lab : Code Smell Identified

- Uncommunicative Name - Some of the method names were uncommunicative.
- Dead Code - A lot of commented out code doing nothing.
  - 8 unused methods.
  - ~250-300 commented LOC
- Unnecessary import declarations - There should not be imports for types or packages that are not referenced.
  - At Least 11 imports are not being used.
- Log Exceptions - Exceptions that are caught should be logged.
  - 10 exceptions without any logs.
- Equality test with Boolean literals - Boolean literals should never be used in equality tests.
- Empty catch clauses - Catch clauses should not be empty.
  - 6 empty catch clauses doing nothing on catching the exceptions.

VLSI Lab : Code Metrics

Metric	Value
Abstractness	0%
Average Block Depth	0.65
Average Cyclomatic Complexity	5.92
Average Lines Of Code Per Method	33.90
Average Number of Constructors Per Type	0.66
Average Number of Fields Per Type	14.00
Average Number of Methods Per Type	5.22
Average Number of Parameters	1.76
Comments Ratio	22.5%
Efferent Couplings	14
Lines of Code	3,926
Number of Characters	198,975
Number of Comments	886
Number of Constructors	12
Number of Fields	252
Number of Lines	6,222
Number of Methods	94
Number of Packages	1
Number of Semicolons	2,422
Number of Types	18
Weighted Methods	628

VLSI Lab : Code Metrics



VLSI Lab : Code Metrics



VLSI Lab : JavaScript Code Metrics

- Submitted as a report via Moodle.