

5 4 3 2 1

VAR-DT8MCustomBoard



CONTENT

PAGE NO.	SCHEMATIC PAGE
02A.	BLOCK DIAGRAM - DART-MX8M
02B.	BLOCK DIAGRAM - DART-MX8M-MINI
02C.	BLOCK DIAGRAM - DART-MX8M-PLUS
03A.	DART-MX8M
03B.	DART-MX8M-MINI
03C.	DART-MX8M-PLUS
04.	POWER, RTC, BOARDID
05.	ETH, USD, AUDIO,MIPI-CSI
06.	HDMI, DP
07.	PCIE, NAND, UART DBG
08.	USB C OTG, USB HOST
09.	LVDS, TOUCH, JTAG, GP SWS
10.	HEADERS, MECHANICS
11.	BOOT CONFIG & MODE
12.	PINMUX J1 & J2 & J3
13.	CAN FD INTERFACE

Disclaimer:


Schematics are for reference only.
Variscite LTD provides no warranty for the use of these schematics.
Schematics are subject to change without notice.

Revision History

Document	Carrier	Description
1.0	1.0	INITIAL
1.1	1.1	1st Release
1.2	1.2	Schottky_SSMINI - Replace symbol (swapped pin 1 and 2 to match silk) e.g. D1 DART_J1.31 - Update connector for NVCC_ENET pin R110 - Assemble for PMIC_ON_REQ to go low for >130ms BASE_PER_3V8 - feedback taken from SOM_VBAT (close to SOM) -Rev1.1. add on wire R159 and R156 - Remove to allow FPF2193 auto restart R176 - Replaced to 17.8K to allow for 5.4V power supply C157 - Added on input power eFUSE - filter glitches R65 - Remove - Part of boot config - not required. Open Solder mask and add thermal pad under SOM
1.3	1.3	Added support for Basler MIPI-CSI camera DP - Align with NXP reference design DART-MX8M-MINI notes/block diagram and symbol added. Added CAN-FD to SPI bridge circuitry
1.4	1.3A	Limit DMIC_DATA to 1.8V swing using a voltage divider Overdriving DMIC_DATA (>1.8V) (applicable only when recording DMIC input) will generate noise on Headphone output.
1.5	1.3B	Added DisplayPort connector J20 and remove disclaimer note
1.6	1.4	Fix Layout for DMIC_DATA voltage divider Add page 13. to Content list
1.7	1.4	Correct DART-MX8M and DART-MX8M-MINI J2 symbols for pin names on J2.2 and J2.14; See Pinmux changes for HPLOUT & DMIC_CLK nets.
1.8	1.4A	Modify U44 MCP2517FDT CAN-FD controller to MCP2518FDT due to previous NRND Added assembly note on page 13
1.9	1.4B	* C67 C76 updated - USB HUB Crystal capacitors * C181 C182 updated CAN BUS Crystal capacitors * PCIe RX caps replaced with 0 ohm resistors * Update manufacturer PN for: U33 Q2 Q6 * Added U33 manufacturer PN status note.
2.0	1.4C	* DART-MX8MP Block Diagram & Connectors added * HDMI AC coupling and level termination modified to fit iMX8M-Plus - Note added on HDMI/DP page * Add note in DART-MX8MP Connector page for: - SAI1 and SAI5 pads voltage level - PMIC_ON_REQ * Add note for DART-MX8MP USB1_ID and USB2_ID usage in page 8. * Add note for Reset Button functionality with DART-MX8M-PLUS-V1.0A engineering samples in page 9. * Add note for DART-MX8MP boot configuration on page 11.



02A. Block Diagram - DART-MX8M



I₂C BUS ADDRESS:

I₂C1: Internal to SOM
I₂C2: PU - 10K on U8
10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x68 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PINS150AHXMP
0x3C CSI PI Camera (IV8) OV5640

I₂C3: PU - 5K on SOM
0x60 SOM - Int. power ctrl.
0x2D USB3 HUB
0XXX Header J12

I₂C4: PU - 10K on U8
10K on custom
0x3C CSI P2 Camera (IV8) OV5640
0XXX Header J12
0XXX mPCIe J23 & J32

Important Notes:


- Length match for HS signals according to SOM DS
- USB routed as 90 ohm Diff pairs
- PCIe/SATA routed as 85 ohm Diff pairs
- LVDS routed as 100 ohm Diff pairs
- Other fast changing signals routed as 50 ohm



02A. Block Diagram with DART-MX8M

Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4C-R2.0
Designer: Oded A. VPC0031	Approved By:		
Date: Wednesday, October 07, 2020	Sheet 2 of 17		

02B. Block Diagram - DART-MX8M-MINI



I2C BUS ADDRESS:

I2C1: Internal to SOM
I2C2: PU - 10K on U8
10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x68 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PIN5150AHXMP
0x3C CSI PI Camera (IV8) OV5640

I2C3: PU - 5K on SOM
0x1A SOM - Int. CODEC
0x2D USB3 HUB
0XXX Header J12

I2C4: PU - 10K on U8
10K on custom
0x3C CSI PI Camera (IV8) OV5640
0XXX Header J12
0XXX mPCIe J23 & J32

Important Notes:


- Length match for HS signals according to SOM DS
- USB routed as 90 ohm Diff pairs
- PCIe/SATA routed as 85 ohm Diff pairs
- LVDS routed as 100 ohm Diff pairs
- Other fast changing signals routed as 50 ohm



02B. Block Diagram with DART-MX8M-MINI

Size	Document Number	Project	Rev
A3	VAR-DT8MCUSTOMBOARD	VAR-DT8MCUSTOMBOARD	1.4C-R2.0
Designer:	Oded A. VPC0031	Approved By:	
Date:	Wednesday, October 07, 2020	Sheet	3 of 17

02C. Block Diagram - DART-MX8M-PLUS



I2C BUS ADDRESS:

I2C1: PU - 10K on U8
I2C2: PU - 10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x68 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PIN5150AHXMP
0x3C CSI PI Camera (IV8) OV5640

I2C3: PU - 5K on SOM
0x2D USB3 HUB
0XXX Header J12

I2C4: PU - 10K on U8
I2C4: PU - 10K on custom
0x3C CSI PI Camera (IV8) OV5640
0XXX Header J12
0XXX mPCIe J23 & J32

Important Notes:


- Length match for HS signals according to SOM DS
- USB routed as 90 ohm Diff pairs
- PCIe/SATA routed as 85 ohm Diff pairs
- LVDS routed as 100 ohm Diff pairs
- Other fast changing signals routed as 50 ohm



02B. Block Diagram with DART-MX8M-MINI

Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4C-R2.0
Designer: Oded A. VPC0031	Approved By:		
Date: Wednesday, October 07, 2020	Sheet 4 of 17		1

03A - DART-MX8M Connectors




Note: Pinname with /* prefix denotes a HW assy option.

03. DART-MX8M Connectors			
Size	Document Number	Project	Rev
A2			AC-R0
			Design: Wednesday, October 07, 2020
			Approved By:
			Date: Wednesday, October 07, 2020
			Sheet: 5 of 17


03B - DART-MX8M-MINI Connectors

*** Dotted nets - Functionality differ from DART-MX8M. ***



03C - DART-MX8M-PLUS Connectors


*** Dotted nets - Functionality differ from DART-MX8M. ***



Note: Pinname with /*/ prefix denotes a HW assy option.




04. Power, RTC, Board ID



05. ETH, uSD, AUDIO, MIPI-CSI


uSD CARD

SDR10




MIPI-CSI0 + MIPI-CSI1

Connects to Variscite Custom MIPI-CSI2 Camera Board
Qualified with x2 OV5640.




LAYOUT NOTE:
Differential Impedance:100 ohms
SE 50 ohms
HS mode: DIFF
LP mode: SE
Lane rate 1.5Gbps



NOTE:

五




To Camera

Gigabit Ethernet2

RJ45


LAYOUT NOTE:

Giga Ethernet Differential Pair
Follow Giga Ethernet routing
guidelines.
Differential Impedance: 100 Ω




NOTE: In case no "EC" on SOM
Must feed NVCC_ENET with either 1.8/2.5/3.3V


AUDIO



Line In



DIGITAL MIC



 GND Note:
R185 short and R186 can be removed manually to test DART-MX8M-MINI PDM.


Variscite

Title

05. ETH, I ^S D, AUDIO, MIPI-CSI			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4C-R2.0
Designer:	Ortega VPC0331	Approved By:	
Date:	Wednesday, October 07, 2020	Sheet	9 of 17


06. HDMI, eDP

HDMI PORT




HDMI/eDP/DP SWITCH


Note: Required for demonstration purposes only.



HDMI REFCLK for DART-MX8M Only!



DP PORT



HDMI PORT + Level Termination

Note : HDMI pull down must not be applied until VDD_PHY_1V8 is up.
Implementation uses fact that BASE_PER_3V3 rises after all SOM power rails are up.
At boot time GPIO drives U3 switch to B state.

**NOTE : DART-MX8M VS. DART-MX8M-PLUS
HDMI AC COUPLING AND LEVEL TERMINATION PORT**

DART-MX8M: NXP design requires AC coupling and level termination on HDMI path;
DART-MX8MP: NXP reference requires DC coupling with no level termination;

Current design, as DC coupled and no termination, tested ok with resolutions up to 4K with DART-MX8M HDMI and DP path.

Customers designing for DART-MX8M should include C72-C75 C79-C82 as 100nF and R16-R19 R21 R25 R27 R29 as 604 Ohm




06. HDMI , eDP			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4C-R2.0
Designer:	Oded A. VPC0331	Approved By:	<Approved By>
Date:	Wednesday, October 07, 2020	Sheet	10 of 17

07. PCIe, NAND, USB DEBUG

mPCIexp CS

PCIe CLK DIST


Customboard 5V power supply is limited to 3A, shared with Board's USB devices. Do not connect devices which exceed current limitation.




mPCIexp ON PS

PCIe CLK DIST


Customboard 5V power supply is limited to 3A, shared with Board's USB devices. Do not connect devices which exceed current limitation.



USB UART DEBUG




QSPI TEST POINTS ON PS



BASE_PER_3V3
GND-TP1
GND

NAN




08. USB TYPE C, USB 3 HUB

USB#1


USB TYPE C OTG

LAYOUT NOTE:
USB 3.0 Differential Pair, annotated with a dashed ring around the pair.
Follow USB 3.0 routing guidelines.
Differential Impedance: 90 ohms


HGR3 SIGNAL




Config Channel Logic Detection & Indication of Plug Orientation



Need to drive USB1_VBUS to 5V even if Vbus>5V




5V Source Load Switch



1 A current limitation due to system power limitation of CPU Card + Base Board


USB3.0 HUB

USB#2




USB TYPE C OTG

LAYOUT




VBUS
DISCHARG




09. LVDS, TOUCH, JTAG, GP SW & LEDs LVDS CH1 DISPLAY

RESISTIVE TOUCH




LAYOUT NOTE:
LVDS Differential Pair, Follow
LVDS routing guidelines.
Differential Impedance: 100 ohms


BASE_PER_3V3




LVDS DISPLAY CH0




CAPACITIVE TOUCH





RST




GP LEDs



10. *HEADERS, Pull Ups*



MECHANICS



Title

10. HEADERS, Mechanics, Pull Ups			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4C-R2.0
Designer: Date:	Orded A, October 07, 2020	Approved by: Sheet	14 of 17

11. BOOT CONFIG & MODE





	INT. BOOT	EXT. BOOT	
SAI1_RXD0(GPIO4_IO02)	CSI_BUF_EN_B BOOT_CFG00	0	0
SAI1_RXD1(GPIO4_IO03)	GP_LED1/CSI_P2_TRIG BOOT_CFG01	0	0
SAI1_RXD2(GPIO4_IO04)	GP_LED2 BOOT_CFG02	0	0
SAI1_RXD3(GPIO4_IO05)	CAPTOUCH_RSTn BOOT_CFG03	0	0
SAI1_RXD4(GPIO4_IO06)	SW_BACK BOOT_CFG04	0	0
SAI1_RXD5(GPIO4_IO07)	PCIe_1_nRST BOOT_CFG05	0	0
SAI1_RXD6(GPIO4_IO08)	CSI_P1_PWREN BOOT_CFG06	0	0
SAI1_RXD7(GPIO4_IO09)	CSI_P2_PWREN BOOT_CFG07	0	0
SAI1_TXD0(GPIO4_IO12)	CSI_P2_RST_B BOOT_CFG08	0	0
SAI1_TXD1(GPIO4_IO13)	SW_HOME BOOT_CFG09	0	0
SAI1_TXD2(GPIO4_IO14)	GP_LED2 BOOT_CFG10	0	1
SAI1_TXD3(GPIO4_IO15)	SW_VOLDN BOOT_CFG11	0	0
SAI1_TXD4(GPIO4_IO16)	CSI_P1_TRIG BOOT_CFG12	0	1
SAI1_TXD5(GPIO4_IO17)	GP_LED4 BOOT_CFG13	1	0
SAI1_TXD6(GPIO4_IO18)	SW_VOLUP BOOT_CFG14	0	0
SAI1_TXD7(GPIO4_IO19)	PCIe_2_nRST BOOT_CFG15	0	0

Notes:

- a. Sampled on rising edge of POR_B
- b. 90K ohm Int. SOC PD during POR_B and after on BOOT_CFG[15:0] and BOOTMODE[1:0]
- c. BOOT_MODE[1:0] = "10" is Internal Boot - Always used.
- d. Active boot cfg for one dip sw sel EXTERNAL/INTERNAL

DART-MX8M-MINI Notes:

- a. Internal boot can be eMMC or NAND (when it is released)
- b. Boot config lines do not follow the Mini datasheet in full DART-MX8M-MINI have added logic to be compatible to DART-MX8M
- c. Need to modify R90 to 10K (R89 and R107 not a must)




Title 11. BOOT CONFIG & MODE			
Size B	Document Number VAR-DT8MCUSTOMBOARD	Rev 1.4C	R2.0
Date: Wednesday, October 07, 2020	Sheet 1	15	of 17

12. PINMUX J1 & J2 & J3

ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT IC	CB_FUNCTION
NAND DATA00	GSPB1 DATA00[GSPB1 DATA00_1WB]				GPR01 IO08[GPR01 IO08_1WB]	GPR03 IO07[GPR03 IO07_1WB]		SOM used w/NAND
NAND DATA01	GSPB1 DATA1[GSPB1 DATA1_1WB]				GPR03 IO08[GPR03 IO08_1WB]	GPR03 IO09[GPR03 IO09_1WB]		SOM used w/NAND
NAND DATA02	GSPB1 DATA2[GSPB1 DATA2_1WB]				GPR03 IO10[GPR03 IO10_1WB]	GPR03 IO11[GPR03 IO11_1WB]		SOM used w/NAND
NAND DATA03	GSPB1 DATA3[GSPB1 DATA3_1WB]				GPR03 IO12[GPR03 IO12_1WB]	GPR03 IO13[GPR03 IO13_1WB]		SOM used w/NAND
NAND DATA04	GSPB1 DATA4 INC[GSPB1 DATA4 INC_1WB]				GPR03 IO14[GPR03 IO14_1WB]	GPR03 IO15[GPR03 IO15_1WB]		SOM used w/NAND
NAND DATA05	GSPB1 DATA5[GSPB1 DATA5_1WB]				GPR03 IO16[GPR03 IO16_1WB]	GPR03 IO17[GPR03 IO17_1WB]		SOM used w/NAND
NAND DATA06	GSPB1 DATA6[GSPB1 DATA6_1WB]				GPR03 IO18[GPR03 IO18_1WB]	GPR03 IO19[GPR03 IO19_1WB]		SOM used w/NAND
NAND DATA07	GSPB1 DATA7[CLKIN2_1WB]				GPR03 IO20[GPR03 IO20_1WB]	GPR03 IO21[GPR03 IO21_1WB]		SOM used w/NAND
NAND CE2_B	GSPB1 CE2_B[CLKOUT12_1WB]				GSPB1 SS0_B11[GSPB1 SS0_B11_1WB]	GSPB1 IO01[GSPB1 IO01_1WB]		(SOM used w/NAND)
NAND DO5	GSPB1 DO5[GSPB1 DO5_1WB]				GSPB1 IO02[GSPB1 IO02_1WB]	GSPB1 IO03[GSPB1 IO03_1WB]		SOM used w/NAND
NAND WE	NAND WE_B [INC]				GSPB1 IO04[GSPB1 IO04_1WB]	GSPB1 IO05[GSPB1 IO05_1WB]	[EXT_CLK4]	>OB Function>
NAND WP_B	NAND WP_B [INC]				GSPB1 IO06[GSPB1 IO06_1WB]	GSPB1 IO07[GSPB1 IO07_1WB]		SOM used w/NAND
NAND ME_B	NAND ME_B [INC]				GSPB1 IO08[GSPB1 IO08_1WB]	GSPB1 IO09[GSPB1 IO09_1WB]		SOM used w/NAND
NAND CLT_B	NAND CLT_B [INC]				GSPB1 IO10[GSPB1 IO10_1WB]	GSPB1 IO11[GSPB1 IO11_1WB]		SOM used w/NAND
CONN SD2 CLK	SD2 CLK				GSPB1 IO12[GSPB1 IO12_1WB]	GSPB1 IO13[GSPB1 IO13_1WB]		SOM used w/NAND
CONN SD2 DATA0	SD2 DATA0				GSPB1 IO14[GSPB1 IO14_1WB]	GSPB1 IO15[GSPB1 IO15_1WB]		SOM used w/NAND
CONN SD2 DATA1	SD2 DATA1				GSPB1 IO16[GSPB1 IO16_1WB]	GSPB1 IO17[GSPB1 IO17_1WB]		SOM used w/NAND
CONN SD2 DATA2	SD2 DATA2				GSPB1 IO18[GSPB1 IO18_1WB]	GSPB1 IO19[GSPB1 IO19_1WB]		SOM used w/NAND
CONN SD2 DATA3	SD2 DATA3				GSPB1 IO20[GSPB1 IO20_1WB]	GSPB1 IO21[GSPB1 IO21_1WB]		SOM used w/NAND
CONN SD2 DATA4	SD2 DATA4				GSPB1 IO22[GSPB1 IO22_1WB]	GSPB1 IO23[GSPB1 IO23_1WB]		SOM used w/NAND
CONN SD2 DATA5	SD2 DATA5				GSPB1 IO24[GSPB1 IO24_1WB]	GSPB1 IO25[GSPB1 IO25_1WB]		SOM used w/NAND
SD2 RESET_B	SD2 RESET_B				GSPB1 IO26[GSPB1 IO26_1WB]	GSPB1 IO27[GSPB1 IO27_1WB]		SOM used w/NAND
SD2_WP/GP02_1WB	SD2_WP [SD1 DATA1]				GSPB1 IO28[GSPB1 IO28_1WB]	GSPB1 IO29[GSPB1 IO29_1WB]		SOM used w/NAND
ETH TRX_N	ENET TX CLK [INENET REF CLK ROOT OUT]				GSPB1 IO30[GSPB1 IO30_1WB]	GSPB1 IO31[GSPB1 IO31_1WB]		SOM used w/NAND
ETH TRX_I_N	ENET T03				GSPB1 IO32[GSPB1 IO32_1WB]	GSPB1 IO33[GSPB1 IO33_1WB]		SOM used w/NAND
ETH TRX_I_P	ENET T04				GSPB1 IO34[GSPB1 IO34_1WB]	GSPB1 IO35[GSPB1 IO35_1WB]		SOM used w/NAND
ETH TRX_N	ENET RD1				GSPB1 IO36[GSPB1 IO36_1WB]	GSPB1 IO37[GSPB1 IO37_1WB]		SOM used w/NAND
ETH TRX_P	ENET RD2				GSPB1 IO38[GSPB1 IO38_1WB]	GSPB1 IO39[GSPB1 IO39_1WB]		SOM used w/NAND
ETH TRX_N	ENET RD3				GSPB1 IO40[GSPB1 IO40_1WB]	GSPB1 IO41[GSPB1 IO41_1WB]		SOM used w/NAND
ETH TRX_P	ENET RD4				GSPB1 IO42[GSPB1 IO42_1WB]	GSPB1 IO43[GSPB1 IO43_1WB]		SOM used w/NAND
ENET TX_CTL_BYP	ENET TX_C				GSPB1 IO44[GSPB1 IO44_1WB]	GSPB1 IO45[GSPB1 IO45_1WB]		SOM used w/NAND
LED_LINK1000	ENET RX_ER				GSPB1 IO46[GSPB1 IO46_1WB]	GSPB1 IO47[GSPB1 IO47_1WB]		SOM used w/NAND
LED_LINK1000	ENET RX_ER				GSPB1 IO48[GSPB1 IO48_1WB]	GSPB1 IO49[GSPB1 IO49_1WB]		SOM used w/NAND
ENET MDIO	ENET MDIO				GSPB1 IO50[GSPB1 IO50_1WB]	GSPB1 IO51[GSPB1 IO51_1WB]		SOM used w/NAND
ENET_MDC	GPIO1 IO00				GSPB1 IO52[GSPB1 IO52_1WB]	GSPB1 IO53[GSPB1 IO53_1WB]		SOM used w/NAND
GPIO1 IO00	PMWZ OUT				GSPB1 IO54[GSPB1 IO54_1WB]	GSPB1 IO55[GSPB1 IO55_1WB]		SOM used w/NAND
I2C4_SCL	I2C4_SCL				GSPB1 IO56[GSPB1 IO56_1WB]	GSPB1 IO57[GSPB1 IO57_1WB]		SOM used w/NAND
I2C4_SDA	I2C4_SDA				GSPB1 IO58[GSPB1 IO58_1WB]	GSPB1 IO59[GSPB1 IO59_1WB]		SOM used w/NAND
HPLOUT	SAS RXD				GSPB1 IO60[GSPB1 IO60_1WB]	GSPB1 IO61[GSPB1 IO61_1WB]		SOM used w/NAND
HPLOUT	SAS TXC				GSPB1 IO62[GSPB1 IO62_1WB]	GSPB1 IO63[GSPB1 IO63_1WB]		SOM used w/NAND
HPLOUTFB	SAS RXC				GSPB1 IO64[GSPB1 IO64_1WB]	GSPB1 IO65[GSPB1 IO65_1WB]		SOM used w/NAND
LINEIN_LP	SAS TXF5				GSPB1 IO66[GSPB1 IO66_1WB]	GSPB1 IO67[GSPB1 IO67_1WB]		SOM used w/NAND
LINEIN_LP	GPT1_CAPTURE1[GPT1_CLK]				GSPB1 IO68[GSPB1 IO68_1WB]	GSPB1 IO69[GSPB1 IO69_1WB]		SOM used w/NAND
LINEIN_LP	GPT1_CLK [GPT1_CAPTURE2]				GSPB1 IO70[GSPB1 IO70_1WB]	GSPB1 IO71[GSPB1 IO71_1WB]		SOM used w/NAND
DAC1_I2P	SAS RXD				GSPB1 IO72[GSPB1 IO72_1WB]	GSPB1 IO73[GSPB1 IO73_1WB]		SOM used w/NAND
DAC1_I2P	SAS RXC				GSPB1 IO74[GSPB1 IO74_1WB]	GSPB1 IO75[GSPB1 IO75_1WB]		SOM used w/NAND
DAC1_I2P	SAS MCLK				GSPB1 IO76[GSPB1 IO76_1WB]	GSPB1 IO77[GSPB1 IO77_1WB]		SOM used w/NAND
BT_UART1_RX	ECSPI2_MOSI				GSPB1 IO78[GSPB1 IO78_1WB]	GSPB1 IO79[GSPB1 IO79_1WB]		SOM used w/NAND
BT_UART1_CTS_B	ECSPI2_MISO				GSPB1 IO80[GSPB1 IO80_1WB]	GSPB1 IO81[GSPB1 IO81_1WB]		SOM used w/NAND
BT_UART1_RXS_B	ECSPI2_CK				GSPB1 IO82[GSPB1 IO82_1WB]	GSPB1 IO83[GSPB1 IO83_1WB]		SOM used w/NAND
BT_UART1_RTS_B	ECSPI2_SDO				GSPB1 IO84[GSPB1 IO84_1WB]	GSPB1 IO85[GSPB1 IO85_1WB]		SOM used w/NAND
BT_UART1_RTS_B	GPIO1 IO02				GSPB1 IO86[GSPB1 IO86_1WB]	GSPB1 IO87[GSPB1 IO87_1WB]		SOM used w/NAND
I2C2_SDA	I2C2_SDA				GSPB1 IO88[GSPB1 IO88_1WB]	GSPB1 IO89[GSPB1 IO89_1WB]		SOM used w/NAND
I2C2_SCL	I2C2_SCL				GSPB1 IO90[GSPB1 IO90_1WB]	GSPB1 IO91[GSPB1 IO91_1WB]		SOM used w/NAND
ECSPI1_SCLK	ECSPI1_SCLK				GSPB1 IO92[GSPB1 IO92_1WB]	GSPB1 IO93[GSPB1 IO93_1WB]		SOM used w/NAND
ECSPI1_SS0	ECSPI1_SS0				GSPB1 IO94[GSPB1 IO94_1WB]	GSPB1 IO95[GSPB1 IO95_1WB]		SOM used w/NAND
ECSPI1_SS1	ECSPI1_SS1				GSPB1 IO96[GSPB1 IO96_1WB]	GSPB1 IO97[GSPB1 IO97_1WB]		SOM used w/NAND
ECSPI1_MISO	ECSPI1_MISO				GSPB1 IO98[GSPB1 IO98_1WB]	GSPB1 IO99[GSPB1 IO99_1WB]		SOM used w/NAND
UART1_RXD	UART1_RXD				GSPB1 IO100[GSPB1 IO100_1WB]	GSPB1 IO101[GSPB1 IO101_1WB]		SOM used w/NAND
UART1_RXD	UART1_RXD				GSPB1 IO102[GSPB1 IO102_1WB]	GSPB1 IO103[GSPB1 IO103_1WB]		SOM used w/NAND
UART1_RXD	UART1_RXD				GSPB1 IO104[GSPB1 IO104_1WB]	GSPB1 IO105[GSPB1 IO105_1WB]		SOM used w/NAND
UART1_RXD	UART1_RXD				GSPB1 IO106[GSPB1 IO106_1WB]	GSPB1 IO107[GSPB1 IO107_1WB]		SOM used w/NAND
UART1_RXD	UART1_RXD				GSPB1 IO108[GSPB1 IO108_1WB]	GSPB1 IO109[GSPB1 IO109_1WB]		SOM used w/NAND
UART1_RXD	UART1_RXD				GSPB1 IO110[GSPB1 IO110_1WB]	GSPB1 IO111[GSPB1 IO111_1WB]		SOM used w/NAND
SAS_MCLK	SAS_MCLK				GSPB1 IO112[GSPB1 IO112_1WB]	GSPB1 IO113[GSPB1 IO113_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO114[GSPB1 IO114_1WB]	GSPB1 IO115[GSPB1 IO115_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO116[GSPB1 IO116_1WB]	GSPB1 IO117[GSPB1 IO117_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO118[GSPB1 IO118_1WB]	GSPB1 IO119[GSPB1 IO119_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO120[GSPB1 IO120_1WB]	GSPB1 IO121[GSPB1 IO121_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO122[GSPB1 IO122_1WB]	GSPB1 IO123[GSPB1 IO123_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO124[GSPB1 IO124_1WB]	GSPB1 IO125[GSPB1 IO125_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO126[GSPB1 IO126_1WB]	GSPB1 IO127[GSPB1 IO127_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO128[GSPB1 IO128_1WB]	GSPB1 IO129[GSPB1 IO129_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO130[GSPB1 IO130_1WB]	GSPB1 IO131[GSPB1 IO131_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO132[GSPB1 IO132_1WB]	GSPB1 IO133[GSPB1 IO133_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO134[GSPB1 IO134_1WB]	GSPB1 IO135[GSPB1 IO135_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO136[GSPB1 IO136_1WB]	GSPB1 IO137[GSPB1 IO137_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO138[GSPB1 IO138_1WB]	GSPB1 IO139[GSPB1 IO139_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO140[GSPB1 IO140_1WB]	GSPB1 IO141[GSPB1 IO141_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO142[GSPB1 IO142_1WB]	GSPB1 IO143[GSPB1 IO143_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO144[GSPB1 IO144_1WB]	GSPB1 IO145[GSPB1 IO145_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO146[GSPB1 IO146_1WB]	GSPB1 IO147[GSPB1 IO147_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO148[GSPB1 IO148_1WB]	GSPB1 IO149[GSPB1 IO149_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO150[GSPB1 IO150_1WB]	GSPB1 IO151[GSPB1 IO151_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO152[GSPB1 IO152_1WB]	GSPB1 IO153[GSPB1 IO153_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO154[GSPB1 IO154_1WB]	GSPB1 IO155[GSPB1 IO155_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO156[GSPB1 IO156_1WB]	GSPB1 IO157[GSPB1 IO157_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO158[GSPB1 IO158_1WB]	GSPB1 IO159[GSPB1 IO159_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO160[GSPB1 IO160_1WB]	GSPB1 IO161[GSPB1 IO161_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO162[GSPB1 IO162_1WB]	GSPB1 IO163[GSPB1 IO163_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO164[GSPB1 IO164_1WB]	GSPB1 IO165[GSPB1 IO165_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO166[GSPB1 IO166_1WB]	GSPB1 IO167[GSPB1 IO167_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO168[GSPB1 IO168_1WB]	GSPB1 IO169[GSPB1 IO169_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO170[GSPB1 IO170_1WB]	GSPB1 IO171[GSPB1 IO171_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO172[GSPB1 IO172_1WB]	GSPB1 IO173[GSPB1 IO173_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO174[GSPB1 IO174_1WB]	GSPB1 IO175[GSPB1 IO175_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO176[GSPB1 IO176_1WB]	GSPB1 IO177[GSPB1 IO177_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO178[GSPB1 IO178_1WB]	GSPB1 IO179[GSPB1 IO179_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO180[GSPB1 IO180_1WB]	GSPB1 IO181[GSPB1 IO181_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO182[GSPB1 IO182_1WB]	GSPB1 IO183[GSPB1 IO183_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO184[GSPB1 IO184_1WB]	GSPB1 IO185[GSPB1 IO185_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO186[GSPB1 IO186_1WB]	GSPB1 IO187[GSPB1 IO187_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO188[GSPB1 IO188_1WB]	GSPB1 IO189[GSPB1 IO189_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO190[GSPB1 IO190_1WB]	GSPB1 IO191[GSPB1 IO191_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO192[GSPB1 IO192_1WB]	GSPB1 IO193[GSPB1 IO193_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO194[GSPB1 IO194_1WB]	GSPB1 IO195[GSPB1 IO195_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO196[GSPB1 IO196_1WB]	GSPB1 IO197[GSPB1 IO197_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO198[GSPB1 IO198_1WB]	GSPB1 IO199[GSPB1 IO199_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO200[GSPB1 IO200_1WB]	GSPB1 IO201[GSPB1 IO201_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO202[GSPB1 IO202_1WB]	GSPB1 IO203[GSPB1 IO203_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO204[GSPB1 IO204_1WB]	GSPB1 IO205[GSPB1 IO205_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO206[GSPB1 IO206_1WB]	GSPB1 IO207[GSPB1 IO207_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO208[GSPB1 IO208_1WB]	GSPB1 IO209[GSPB1 IO209_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO210[GSPB1 IO210_1WB]	GSPB1 IO211[GSPB1 IO211_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO212[GSPB1 IO212_1WB]	GSPB1 IO213[GSPB1 IO213_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSPB1 IO214[GSPB1 IO214_1WB]	GSPB1 IO215[GSPB1 IO215_1WB]		SOM used w/NAND
SAS_RXFS	SAS_RXFS				GSP			

13. CAN FD Interface



Note for U44:
Recommended PN for new design MCP2518FDT-E/SL
Assembled board can have MCP2517FDT-H/SL

