

VAR-SP8CustomBoard**CONTENT**

PAGE NO.	SCHEMATIC PAGE
01.	COVER
02.	BLOCK DIAGRAM
03.	SPEAR-MX8
04.	POWER, MECHANICS, RTC, BOARDID
05.	ETH, USD, AUDIO, CAN, RS422
06.	CAMERA, HDMI IN
07.	HDMI, EDP OUT
08.	PCIE, USATA
09.	DEBUG UART, BOOT, LEDS, SWS
10.	LVDS, TOUCH
11.	USB 2 HOST, USB 2 OTG
12.	USB 3
13.	HEADERS
14.	PINMUX J1 & J2
15.	PINMUX J3 & J4

Disclaimer:

Schematics are for reference only.
 Variscite LTD provides no warranty for the use of
 these schematics.
 Schematics are subject to change without notice.


Revision History


Document	Carrier	
1.0	1.0	INITIAL
1.1	1.1	1) Power supplies changed to 12V in and 6A output 2) SOM power pins were added in place of ground. 3) 2 Additional GPIO pins routed to MIPI-CSI2 edge connector
1.2	1.1A	1) RS422 RX_EN line routed to GPIO 2) Power Jack J43 changed to 2mm instead of 2.5mm
1.3	1.2	1) New layout. All previous changes implemented 2) Change SATA lines to 100 Ohms differential 3) M40_GPIO0_01 line moved to support PCI clock disable 4) HDMI_RX0_HPD pull up added 5) U31, U41 Note added.
1.4	1.3	1) U34 changed to PTN36043ABXY. 2) HDMI Out port section changed (replaced HDMI companion chip with simple ESD devices) 3) U31, U41 changed to FPF2193 4) R0402, C0402, TPD4EUSB30, SDC224-A Footprints changed 5) R0603, R1210, MHCI05030-6R8M-R8 Footprints changed 6) MA2SD290GL changed to BAS70JFILM 7) Q2 changed to TPS27081A 8) Optional resistor R92 Removed 9) R91 Changed to 49.9R 10) UART Selection table updated for easier understanding
1.5	1.3	1) J1.27, J1.29, J4.47 Pin names updated to correct GPIO number 2) ETH1 Bypass function names updated on J3 3) DSI_CLK_P and DSI_CLK_N swapped on J1 and J20
1.6	1.3	1) U34 changed to PTN36043BXY to reflect actual assembly 2) U34 EOL Note added
1.7	1.3A	1) HDMI_RX section is NC due to NXP PCN 202012002I 2) MLB section not supported due to NXP PCN 202012002I
1.8	1.3A	1) J3.20 & J3.22 pin names swapped to be consistent with the datasheet.

			
Title 01. Cover			
Size A3	Document Number VAR-SP8CustomBoard	Project VAR-SP8CustomBoard	Rev 1.3A
Designer: Leonid S.	Approved By:	Date: Thursday, May 25, 2023 Sheet 1 of 15	


02. Block Diagram

VAR-SP8CustomBoard V1.1






04. Power, Mechanics, RTC, Board ID





DC-IN - 12V




**3.3V/3A FROM 5V
BASE BOARD POWER**




3.45V/6A FROM PWR JACK




1.5V/0.3A BASE




SOM VCC HSIC




RESET & WATCHDOG




RTC BATTERY




BOARD ID




SD POWER



MECHANIC




FAN : 5V/0.2A



Variscite

05. ETH, uSD, AUDIO, CAN, RS422



06. CAMERA, HDMI IN


uHDMI IN PORT
NOT SUPPORTED DUE TO NXP PCN 202012002I

HDMI 1.4b and HDMI 2.0a standards
Design for 6 Gbps diff traces
Up to 4K @ 30fps

LAYOUT NOTE:

Each HDMI and DP differential signal is a pass through signal on the RCAMP0524J. For example, pins 1 and 8 have the same pin name.

Differential Impedance: 100 ohms




MIPI-CSI0 + MIPI-CSI1

Connects to Variscite Custom MIPI-CSI2 Cam Board
Plug in 180deg to test second interface as 4 lanes

LAYOUT NOTE:


Differential Impedance: 100 ohms
SE 50 ohms
HS mode: SE
LP mode: SE
Lane rate 1.5Gbps




NOTE:
I2C and GPIO run @ 1.8V



07. HDMI, eDP Out




09. DEBUG UART, BOOT, LEDs, SWs




10. LVDS, TOUCH

RESISTIVE TOUCH




CAPACITIVE TOUCH




LVDS DISPLAY1 CH0

LAYOUT NOTE:
LVDS Differential Pair, Follow
LVDS routing guidelines.
Differential Impedance: 100 ohms




LVDS DISPLAY0 CH0

LAYOUT NOTE:
LVDS Differential Pair, Follow
LVDS routing guidelines.
Differential Impedance: 100 ohms




MIPI DSI DISPLAY

LAYOUT NOTE:
LVDS Differential Pair, Follow
LVDS routing guidelines.
Differential Impedance: 100 ohms




LVDS DISPLAY0 CH1

LAYOUT NOTE:
LVDS Differential Pair, Follow
LVDS routing guidelines.
Differential Impedance: 100 ohms



Short circuit protection




Remarks:
LVDS CAN BE MUX'd VIA SEL WITH DSI CHANNELS Lane rate: 80 Mbps to 1.5 Gbps
LVDS display running w/3 lanes referred as minILVDS
LCD: GKTW70SDA4SE
5V/0.45A
3.3V/0.17A

Title 10. LVDS, TOUCH			
Size A3	Document Number VAR-SPECustomBoard	Project VAR-SPECustomBoard	Rev 1.3A
Designer: Leonid S.	Approved By:	Sheet 10 of 15	Date: Monday, January 25, 2021


11. USB 2 HOST, USB 2 OTG

USB2.0 HUB




USB HOST1


USB HOST2




USB HOST1 PWR



USB HOST2 PWR




USB OTG1 uUSB




Variscite	
Title 11. USB 2 HOST, USB 2 OTG	
Size A3	Document Number VAR-SPCustomBoard
Designer: Leonid S.	Approved By: Sheet 11 of 15
Date: Monday, January 25, 2021	Rev 1.3A

12. USB 3

USB TYPE C CIRCUITRY



13. Headers



14. PINMUX J1 & J2



15. PINMUX J3 & J4

ALT0	ALT1	ALT2	ALT3	CB_FUNCTION	
ENET0_MDC M40_GPIO_01	ENET0.MDC M40.GPIO0.IO01	DMA.I2C4.S M40.TPM0.CH1	DMA.UART4.TX	LSIO.GPIO4.IO14 LSIO.GPIO0.IO09 LSIO.GPIO5.IO15 LSIO.GPIO5.IO16 LSIO.GPIO5.IO17 LSIO.GPIO5.IO18 LSIO.GPIO5.IO19 LSIO.GPIO5.IO20 LSIO.GPIO5.IO21	SOM J3
USDHCI1_CMD USDHCI1_DATA0	USDHCI1.CMD USDHCI1.DATA0	NAND.RE.N NAND.RE.P NAND.DQS.N			
USDHCI1_DATA1 USDHCI1_DATA2	USDHCI1.DATA1 USDHCI1.DATA2	NAND.DQS.P NAND.CE.B NAND.RE.B			
USDHCI1_DATA3 USDHCI1_DATA4	USDHCI1.DATA3 USDHCI1.DATA4	NAND.DATAS NAND.WE.B	USDHCI1.WP	SW_BACK SW_HOME SW_VOLUP	
USDHCI1_DATA5(GPIO5_IO19) USDHCI1_DATA6(GPIO5_IO20) USDHCI1_DATA7(GPIO5_IO21)	USDHCI1.DATA5 USDHCI1.DATA6 USDHCI1.DATA7				
ENET0_MDIO GPT0_CAPTURE GPT0_CLK M40_I2C0_SDA(M40_UART0_TX) M40_I2C0_SCL(M40_UART0_RX) USDHCI1_STROBE(GPIO5_IO23) USDHCI1_DATA7(USDHCI1_CD_B)	CONN.ENET0.MDIO LSIO.GPT0.CAPTURE LSIO.GPT0.CLK M40.I2C0.SDA M40.I2C0.SCL M41.GPIO0.IO00 CONN.USDHCI1.STROBE CONN.USDHCI1.DATA7	DMA.I2C4.SDA DMA.I2C1.SDA DMA.I2C1.SCL M40.I2C0.TX M40.I2C0.RX M41.I2C0.SDA M41.I2C0.SCL M41.GPIO0.IO00 CONN.USDHCI1.CE.B CONN.USDHCI1.ALE	LSIO.GPIO4.IO13 LSIO.GPT0.COL5 LSIO.GPT0.COL4 LSIO.GPT0.IO14 LSIO.GPT0.IO15 LSIO.GPT0.IO16 LSIO.GPT0.IO17 LSIO.GPT0.IO18 LSIO.GPT0.IO19 LSIO.GPT0.IO20 LSIO.GPT0.IO21	SW_VOLDN SW_VOLDN	
SPDIF0_TX SPDIF0_CS1(GPIO2_IO21) SPDIF0_RX SPDIF0_EXT_CLK(GPIO2_IO20) SPDIF0_CS0 SPDIF0_SD SAI1_TXD(SAI1_RXC) ESA1_SCKT	AUD.SPDIF0.TX AUD.SPDIF0.RX AUD.SPDIF0.EXT.CLK DMA.DMA0.REQ_IN0 DMA.SP13.SDI DMA.SP12.SDI AUD.SA11.TXD AUD.ESA1.SCKT	AUD.MOS.L AUD.MOS.R AUD.AC.MCLK.IN1 DMA.DMA0.REQ_IN0 DMA.FTM.CH1 DMA.SP13.SDI DMA.SP12.SDI AUD.SA11.RXC AUD.SA12.RXC	LSIO.GPIO2.IO15 LSIO.GPIO2.IO14 LSIO.GPIO2.IO16 LSIO.GPIO2.IO19 LSIO.GPIO2.IO09 LSIO.GPIO3.IO16 LSIO.GPIO3.IO17 LSIO.GPIO3.IO18 LSIO.GPIO3.IO19 LSIO.GPIO3.IO23 LSIO.GPIO3.IO22 LSIO.GPIO3.IO23 LSIO.GPIO3.IO22	RES_TOUCH_PENIRQn GP_LED4 RES_TOUCH_SPI	
ESA11_TX5_RX0 ADC_IN1 ADC_IN0 ADC_IN4 ADC_IN3 ADC_IN2 ADC_IN7 ADC_IN6 ADC_IN5 ADC_IN8 FLEXCAN1_RX FLEXCAN1_TX	AUD.ESA1.TX5.RX0 DMA.ADC.IN1 DMA.ADC.IN0 DMA.ADC.IN4 DMA.ADC.IN3 DMA.ADC.IN2 DMA.ADC.IN7 DMA.ADC.IN6 DMA.ADC.IN5 DMA.FLEXCAN0.TX DMA.FLEXCAN1.TX	DMA.KPP0.COL1 LSIO.KPP0.COL0 LSIO.KPP0.COL1 LSIO.KPP0.COL2 LSIO.KPP0.COL3 LSIO.KPP0.COL4 LSIO.KPP0.COL5 LSIO.KPP0.COL6 LSIO.KPP0.COL7 LSIO.KPP0.COL8	LSIO.GPIO3.IO19 LSIO.GPIO3.IO18 LSIO.GPIO3.IO24 LSIO.GPIO3.IO25 LSIO.GPIO3.IO21 LSIO.GPIO3.IO25 LSIO.GPIO3.IO22 LSIO.GPIO3.IO23 LSIO.GPIO3.IO31 LSIO.GPIO3.IO30		
MLB_DATA(SAI0_RXD) MLB_SIG(SAI0_RXD) PCIE_CTRL1_CLKREQ_B(GPIO4_IO00) PCIE_CTRL0_WAKE_B PCIE_CTRL1_WAKE_B(GPIO4_IO31)	MLB.DATA CONN.MLB.SIG HSIO_PCIE1.CLKREQ.B HSIO_PCIE1.WAKE.B HSIO_PCIE1.WAKE.B	AUD.SA13.RXD AUD.SA13.RXC	LSIO.GPIO3.IO28 LSIO.GPIO4.IO30 LSIO.GPIO4.IO31	GP_LED1	
POIE_CTRL0_CLKREQ_B PCIE_CTRL0_PERST_B PCIE_CTRL1_PERST_B(GPIO5_IO00)	HSIO_PCIE0.CLKREQ.B HSIO_PCIE0.PERST.B HSIO_PCIE1.PERST.B	HSIO_PCIE0.CLKREQ.B HSIO_PCIE0.PERST.B HSIO_PCIE1.PERST.B	LSIO.GPIO4.IO27 LSIO.GPIO4.IO29 LSIO.GPIO5.IO00	GP_LED2	
USB_HSIC0_STROBE USB_HSIC0_DATA MLB_CLK(SAI0_RXFS)	USB.HSIC0.STROBE USB.HSIC0.DATA MLB.CLK	DMA.I2C1.SCL DMA.I2C1.SDA AUD.SA13.RXF	LSIO.GPIO5.IO02 LSIO.GPIO5.IO01 LSIO.GPIO3.IO27		
ESAI1_RX4_RX1 SAI1_RXFS(SAI0_RXD)	AUD.ESA1.TX4.RX1 AUD.SA11.RXFS	AUD.SA10.RXD	LSIO.GPIO2.IO12 LSIO.GPIO3.IO14		
USDHCI1_RESET_B ESA11_TX1	USDHCI1.RESET.B AUD.ESA11.TX1	AUD.SA12.RXFS	LSIO.GPIO4.I07 LSIO.GPIO2.IO09		
ESAI1_TX2_RX3(GPIO2_IO10) ESAI1_TX3_RX2(GPIO2_IO11) MLB_CLK(SAI0_RXFS)	AUD.ESA11.TX2.RX3 AUD.ESA11.TX3.RX2 AUD.SA12.RXFS		LSIO.GPIO2.IO10 LSIO.GPIO2.IO11 LSIO.GPIO3.IO27	BC GPIO1 BC GPIO2	
ENET1_REFCLK_125M_25M(GPIO4_IO16) ENET0_REFCLK_125M_25M(GPIO4_IO15) USB_SS3_TC3(I2C1_SDA) USB_SS3_TC2(USB_OTG1_OC) FLEXCAN2_RX(GPIO4_IO22) FLEXCAN2_TX(GPIO4_IO24) USB_SS3_TC1(I2C1_SCL) USB_SS3_TC0(USB_OTG1_PWR) SAI1_TXC(SAI0_TXC) SAI1_RXC(SAI0_RXD) SPI2_SCK ENET1_MDC(I2C4_SCL) ENET1_MDIO(I2C4_SDA)	ENET1_REFCLK_125M_25M ENET0_REFCLK_125M_25M DMA.I2C1.SDA DMA.I2C1.SCL DMA.FLEXCAN2_RX DMA.FLEXCAN2_TX DMA.I2C1.SCL DMA.I2C1.SCL AUD.SA11.RXC AUD.SA10.TXD DMA.SP12.SCK ENET1.MDC ENET1.MDIO	ENET1.PPS ENET0.PPS USB.OTG2.OC USB.OTG1.OC DMA.OTG2.PWR USB.OTG1.PWR AUD.SA10.TXD AUD.SA11.RXC AUD.SA10.TXD LSIO.GPIO4.I01 LSIO.GPIO4.I001 LSIO.GPIO4.I002 LSIO.GPIO4.I004 LSIO.GPIO4.I004 LSIO.GPIO4.I012 LSIO.GPIO3.I007 LSIO.GPIO4.I018 LSIO.GPIO4.I017	LSIO.GPIO4.I016 LSIO.GPIO4.I015 LSIO.GPIO4.I005 LSIO.GPIO4.I005 LSIO.GPIO4.I001 LSIO.GPIO4.I001 LSIO.GPIO4.I002 LSIO.GPIO4.I004 LSIO.GPIO4.I004 LSIO.GPIO4.I012 LSIO.GPIO3.I013 LSIO.GPIO3.I027 LSIO.GPIO3.I027 LSIO.GPIO4.I018 LSIO.GPIO4.I017		
FLEXCAN0_RX	DMA.FLEXCAN0.RX		LSIO.GPIO3.IO29		

