01. COVER




CONTEN	IT					
PAGE NO.	SCHEMATIC PAGE					
1	Cover					
2	Block Diagram					
3	DART-6UL CONNECTORS					
4	ETHERNET, EXTENSION					
5	LCD, AUDIO					
6	SD, USB					
7	POWER					
8	PIN MUX J1					
9	PIN MUX J2					

Disclaimer:


SchematicS are for reference only.
Variscite LTD provides no warranty for the use of these schematics.
Schematics are subject to change without notice.

Revision History


Document	Carrier	Description
1.0	Rev 1.2	Release
1.1	Rev 1.2	SAI1 & SAI2 pin names switched to follow the SOM
1.2	Rev 1.2	CPI Pins added to extension headers
1.3	Rev 1.21	Removed I2C2 pull up resistors Removed not connected boot strap, uSD, Ethernet resistors Added boot strap table
1.4	Rev 1.21	Changed J1.63 pin name
1.5	Rev 1.21A	32khz clock for Wi-Fi module is supplied from iMX6UL processor. R44 not connected, R45 connected
1.6	Rev 1.22	Added filtering on Audio Line In, Headphone lines
1.7	Rev 1.23	R105 pull-down and delay mecahnism added on DEBUG_UART_RTS_B to allow reboot from SD Card using POR button
		Watchdog signal connected to POR circuitry for proper SW reset
1.8	Rev 1.23	Updated page 3 note 13 Updated page 7 On/Off signal note
1.9	Rev 1.23	Updated page 8 pinmux of pins J1.35, J1.43
2.0	Rev 1.23	J2.77,J2.83 - Added note for SOMs with iMX6UL 'G3' variant
2.1	Rev 1.23	Updated note for UART2 interface
2.2	Rev 1.23A	R107 value changed to strong Pull Up to prevent system reset when entering suspend





02. Block Diagram





	Vari	scit	e>
Title 02	. Block Diagram		
Size A3	Document Number	Project	Rev 1.23A
Design	er: Leonid S.	Approved By:	•
Date:	Wednesday, July 26, 2017	Sheet 2	of 9











08. PIN MUX J1

	PIN# ALTO	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8
DATA22 >>	J1.02 LCD DATA[22]	MQS RIGHT	ECSPI1 MOSI	CSI DATA[14]	WEIM DATA[14]	GPIO3 IO[27]	BT CFG[30]	TPSMP HDATA[0]	USDHC2 DATA2
	J1.04 LCD DATA[20]	UART8 TX	ECSPI1 SCLK	CSI DATA[12]	WEIM DATA[12]	GPIO3 IO[25]	BT CFG[28]	TPSMP_HTRANS[0]	USDHC2 DATA0
D_DATA20 \$	J1.06 LCD_DATA[16]	UART7 TX	CA7 PLATFORM TRACE CLK	CSI_DATA[1]	WEIM_DATA[8]	GPIO3_IO[21]	BT_CFG[24]	SIM_M_HSIZE[2]	USDHC2 DATA6
D_DATA16	J1.08 LCD DATA[18]	PWM5 OUT	CA7 PLATFORM EVENTO	CSI DATA[10]	WEIM DATA[10]	GPIO3 IO[23]	BT CFG[26]	TPSMP CLK	USDHC2 CMD
D_DATA18 >>	J1.10 LCD DATA[17]	UART7 RX	CA7 PLATFORM TRACE CTL	CSI DATA[0]	WEIM DATA[9]	GPIO3 IO[22]	BT CFG[25]	SIM M HWRITE	USDHC2 DATA7
D_DATA17 \>	J1.14 LCD DATA[13]	SAI3 TX BCLK	CA7 PLATFORM TRACE[13]	CSI DATA[21]	WEIM_DATA[5]	GPIO3_IO[18]	BT_CFG[13]	SIM M HRESP	USDHC2 RESET
D_DATA13 \$ }	J1.16 LCD DATA[14]	SAI3_TX_BCER SAI3_RX_DATA	CA7_PLATFORM_TRACE[13]	CSI_DATA[21]	WEIM DATA[6]	GPIO3_IO[19]	BT CFG[14]	SIM_M_FIRESI SIM_M_HSIZE[0]	USDHC2_RESET
D_DATA14 \$}		SAI3_TX_DATA	CA7_FLATFORM_TRACE[14] CA7_PLATFORM_TRACE[12]					SIM M HREADYOUT	ECSPI1 RDY
D_DATA12 \\ \	J1.18 LCD_DATA[12]			CSI_DATA[20]	WEIM_DATA[4]	GPIO3_IO[17]	BT_CFG[12]		
D_DATA8 \$>	J1.20 LCD_DATA[8]	SPDIF_IN	CA7_PLATFORM_TRACE[8]	CSI_DATA[16]	WEIM_DATA[0]	GPIO3_IO[13]	BT_CFG[8] BT_CFG[9]	SIM_M_HPROT[0] SIM M HPROT[1]	CAN1_TX
D_DATA9 \$	J1.22 LCD_DATA[9]	SAI3_MCLK	CA7_PLATFORM_TRACE[9]	CSI_DATA[17]	WEIM_DATA[1]	GPIO3_IO[14]			CAN1_RX
D_DATA4\$	J1.26 LCD_DATA[4]	UART8_CTS	CA7_PLATFORM_TRACE[4]	ENET2_1588_EVENT2_IN	SPDIF_SR_CLK	GPIO3_IO[9]	BT_CFG[4]	SIM_M_HBURST[0]	SAI1_TX_DATA
D_DATA5 \$	J1.28 LCD_DATA[5]	UART8_RTS	CA7_PLATFORM_TRACE[5]	ENET2_1588_EVENT2_OUT	SPDIF_OUT	GPIO3_IO[10]	BT_CFG[5]	SIM_M_HBURST[1]	ECSPI1_SS1
D_DATA6 S	J1.30 LCD_DATA[6]	UART7_CTS	CA7_PLATFORM_TRACE[6]	ENET2_1588_EVENT3_IN	SPDIF_LOCK	GPIO3_IO[11]	BT_CFG[6]	SIM_M_HBURST[2]	ECSPI1_SS2
H2 RX EN	J1.31 ENET2_RX_EN	UART7_TX	SIM1_PORT0_RST	I2C4_SCL	WEIM_ADDR[26]	GPIO2_IO[10] GPIO3_IO[24]	KPP_ROW[5]	<alt7></alt7>	ANATOP_ENET_REF_CLK_2
D_DATA19	J1.32 LCD_DATA[19]	PWM6_OUT	GLOBAL_WDOG	CSI_DATA[11]	WEIM_DATA[11]	GPIO3_IO[24]	BT_CFG[27]	TPSMP_HDATA_DIR	USDHC2_CLK
D DATA23	J1.33 LCD DATA[23]	MQS LEFT	ECSPI1 MISO	CSI DATA[15]	WEIM DATA[15]	GPIO3_IO[28]	BT CFG[31]	TPSMP_HDATA[1]	USDHC2 DATA3
D DATA15	J1.34 LCD_DATA[15]	SAI3 TX DATA	CA7 PLATFORM TRACE[15]	CSI_DATA[23]	WEIM DATA[7]	GPIO3_IO[20]	BT_CFG[15]	SIM M HSIZE[1]	USDHC2_DATA5
2_TDATA1	J1.35 ENET2_TDATA[1]	UART8 TX	SIM2_PORT0_TRXD	ECSPI4_SCLK	WEIM_EB_B[3]	GPIO2_IO[12]	KPP ROW[6]	<alt7></alt7>	USB_OTG2_PWR
	J1.37 ENET2 RDATA[0]	UART6 TX	SIM1 PORTO TRXD	I2C3 SCL	ENET1 MDIO	GPIO2 IO[8]	KPP ROW[4]	<alt7></alt7>	USB OTG1 PWR
P_RDATA0	J1.38 LCD DATA[1]	PWM2 OUT	CA7 PLATFORM TRACE[1]	ENET1 1588 EVENT2 OUT	I2C3 SCL	GPIO3 IO[6]	BT CFG[1]	SIM M HADDR[29]	SAI1 TX SYNC
D_DATA1	J1.39 ENET2_RDATA[1]	UART6 RX	SIM1_PORT0_CLK	12C3_SDA	ENET1 MDC	GPIO2_IO[9]	KPP_COL[4]	<alt7></alt7>	USB_OTG1_OC
2_RDATA1	J1.40 LCD DATA[3]	PWM4 OUT	CA7 PLATFORM TRACE[3]	ENET1_1588_EVENT3_OUT	I2C4_SCL	GPIO3_IO[8]	BT_CFG[3]	SIM_M_HADDR[31]	SAI1 RX DATA
D_DATA3 >>	J1.42 LCD DATA[7]	UART7 RTS	CA7_PLATFORM_TRACE[7]	ENET2 1588 EVENT3 OUT	SPDIF EXT CLK	GPIO3_IO[12]	BT_CFG[7]	SIM M HMASTLOCK	ECSPI1_SS3
D_DATA7\$	J1.43 ENET2_TDATA[0]	UART7_RTS	SIM1 PORTO SVEN	12C4 SDA	WEIM EB B[2]	GPIO2_IO[11]	KPP_COL[5]	<pre>SIM_IM_HIMASTEOCK <alt7></alt7></pre>	ANATOP_24M_OUT
2_TDATA0 >>	J1.44 LCD DATA[0]	PWM1 OUT	CA7 PLATFORM TRACE[0]	ENET1 1588 EVENT2 IN	I2C3 SDA	GPIO2_IO[11]	BT_CFG[0]	SIM M HADDR[28]	SAI1 MCLK
CD_DATA0 \$}						GPIO3_IO[5]			
H2 TX ENSS	J1.45 ENET2_TX_EN	UART8_RX	SIM2_PORT0_CLK	ECSPI4_MOSI CSI_DATA[18]	WEIM_ACLK_FREERUN	GPIO2_IO[13] GPIO3_IO[15]	KPP_COL[6]	SIM_M_HADDR[20]	USB_OTG2_OC
D DATĀ10∭——	J1.46 LCD_DATA[10]	SAI3_RX_SYNC	CA7_PLATFORM_TRACE[10]	CSI_DATA[18]	WEIM_DATA[2]	GPIO3_IO[15]	BT_CFG[10]	SIM_M_HPROT[2]	CAN2_TX
O [¯] DATA21 \$\$	J1.47 LCD_DATA[21]	UART8_RX	ECSPI1_SS0	CSI_DATA[13]	WEIM_DATA[13]	GPIO3_IO[26]	BT_CFG[29]	TPSMP_HTRANS[1]	USDHC2_DATA1
LCD CLK S	J1.49 LCD_CLK	LCD_WR_RWN	UART4_TX	SAI3_MCLK	WEIM_CS2	GPIO3_IO[0]	OCOTP_CTRL_WRAPPER_FUSE_LATCHED	SIM_M_HADDR[23]	WDOG1_WDOG_RST_DEB
ENABLE S	J1.50 LCD_ENABLE	LCD_RD_E	UART4_RX	SAI3_TX_SYNC	WEIM_CS3	GPIO3_IO[1]	ANATOP_TESTI[0]	SIM_M_HADDR[24]	ECSPI2_RDY
GPI05 5	J1.51* TAMPER[5]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPIO5_IO[5]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
D VSYNC S	J1.52 LCD_VSYNC	LCD_BUSY	UART4_RTS	SAI3_RX_DATA	WDOG2_WDOG	GPIO3_IO[3]	ANATOP_TESTI[2]	SIM_M_HADDR[26]	ECSPI2_SS2
D HSYNC	J1.54 LCD_HSYNC	LCD_RS	UART4_CTS	SAI3_TX_BCLK	WDOG3_WDOG_RST_DEB	GPIO3_IO[2]	ANATOP_TESTI[1]	SIM_M_HADDR[25]	ECSPI2_SS1
H2 RX ER	J1.55 ENET2 RX ER	UART8 RTS	SIM2 PORTO SVEN	ECSPI4 SS0	WEIM ADDR[25]	GPIO2 IO[15]	KPP_COL[7]	<alt7></alt7>	GLOBAL WDOG
D_RESET	J1.56 LCD RESET	LCD_CS	CA7 PLATFORM EVENTI	SAI3_TX_DATA	GLOBAL WDOG	GPIO3 IO[4]	ANATOP TESTI[3]	SIM M HADDR[27]	ECSPI2_SS3
	J1.57 ENET2 TX CLK	UART8 CTS	SIM2 PORTO RST	ECSPI4 MISO	ANATOP ENET REF CLK2	GPIO2_IO[14]	KPP ROWI71	SIM M HADDR[21]	ANATOP OTG2 ID
I2_TX_CLK>>	J1.58 RAWNAND CE1	USDHC1 DATA6	QSPIA DATA[2]	ECSPI3 MOSI	WEIM ADDR[18]	GPIO4_IO[14]	ANATOP_TESTO[14]	TPSMP HDATA[16]	UART3 CTS
ID_CE1_B >>	J1.59 UART3 TX	ENET2_RDATA[2]	SIM1 PORTO PD	CSI_DATA[1]	UART2_CTS	GPIO1_IO[24]	ANATOP USBPHY1 TSTI TX DP	UTAG ACT	ANATOP OTG1 ID
UART3_TX\\	J1.61 UART3 RX	ENET2 RDATA[3]	SIM2 PORTO PD	CSI DATA[0]	UART2_RTS	GPIO1_IO[25]	ANATOP USBPHY1 TSTI TX EN	SIM_M_HADDR[0]	EPIT1 OUT
JART3_RX >>	J1.62 RAWNAND DQS	CSI FIELD	QSPIA SS0	PWM5 OUT	WEIM WAIT	GFIO1_IO[23]	SDMA EXT EVENT[1]	TPSMP HDATA[17]	SPDIF EXT CLK
AND_DQS \\				I2C1 SCL	WEIM_WAIT	GPIO4_IO[16] GPIO4 IO[18]	SNVS HP WRAPPER VIO 5	TPSMP_HDATA[17]	UART6 RX
GPIO4_18 >>	J1.64 CSI_PIXCLK	USDHC2_WP	RAWNAND_CE3						
01 DATA3 \$	J1.66* USDHC1_DATA3	GPT2_CAPTURE2	SAI2_TX_DATA	CAN2_RX	WEIM_ADDR[24]	GPIO2_IO[21]	CCM_CLKO2	OBSERVE_MUX_OUT[4]	ANATOP_OTG2_ID
T3_CTS_B\$\$	J1.67 UART3_CTS	ENET2_RX_CLK	CAN1_TX	CSI_DATA[10]	ENET1_1588_EVENT1_IN	GPIO1_IO[26]	ANATOP_USBPHY1_TSTI_TX_HIZ	SIM_M_HADDR[1]	EPIT2_OUT
D1_DATA0 \$>	J1.68* USDHC1_DATA0	GPT2_COMPARE3	SAI2_TX_SYNC	CAN1_TX	WEIM_ADDR[21]	GPIO2_IO[18]	CCM_OUT1	OBSERVE_MUX_OUT[1]	ANATOP_OTG1_ID
T3 RTS B \$	J1.69 UART3_RTS	ENET2_TX_ER	CAN1_RX	CSI_DATA[11]	ENET1_1588_EVENT1_OUT	GPIO1_IO[27]	ANATOP_USBPHY2_TSTO_RX_HS_RXD	SIM_M_HADDR[2]	WDOG1_WDOG
2C2_SDA >>	J1.71* UART5_RX	ENET2_COL	I2C2_SDA	CSI_DATA[15]	CSU_CSU_INT_DEB	GPIO1_IO[31]	ANATOP_USBPHY2_TSTO_RX_DISCON_DET	SIM_M_HADDR[6]	ECSPI2_MISO
 DATA11 >>	J1.73 LCD_DATA[11]	SAI3_RX_BCLK	CA7_PLATFORM_TRACE[11]	CSI_DATA[19]	WEIM_DATA[3]	GPIO3_IO[16]	BT_CFG[11]	SIM_M_HPROT[3]	CAN2_RX
DATATI	J1.74* USDHC1_DATA1	GPT2_CLK	SAI2_TX_BCLK	CAN1_RX	WEIM_ADDR[22]	GPIO2_IO[19]	CCM_OUT2	OBSERVE_MUX_OUT[2]	USB_OTG2_PWR
D DATA2	J1.75 LCD_DATA[2]	PWM3_OUT	CA7_PLATFORM_TRACE[2]	ENET1_1588_EVENT3_IN	I2C4_SDA	GPIO3_IO[7]	BT_CFG[2]	SIM_M_HADDR[30]	SAI1_TX_BCLK
GPIO4 17	J1.76 CSI_MCLK	USDHC2_CD	RAWNAND_CE2	I2C1_SDA	WEIM_CS0	GPIO4_IO[17]	SNVS_HP_WRAPPER_VIO_5_CTL	TPSMP_HDATA[20]	UART6_TX
	J1.78* USDHC1 DATA2	GPT2 CAPTURE1	SAI2 RX DATA	CAN2 TX	WEIM ADDR[23]	GPIO2 10[20]	CCM CLKO1	OBSERVE MUX OUT[3]	USB OTG2 OC
D1_DATA2>>	J1.80 CSI_DATA[2]	USDHC2_DATA0	SIM1 PORT1 RST	ECSPI2 SCLK	WEIM AD[0]	GPIO4_IO[21]	INT BOOT	TPSMP HDATA[24]	UART5 TX
GPIO4_21 >>	J1.82* USDHC1 CMD	GPT2 COMPARE1	SAI2 RX SYNC	SPDIF OUT	WEIM ADDR[19]	GPIO2 IO[16]	SDMA EXT EVENTIOI	TPSMP HDATA[18]	USB_OTG1_PWR
SD1_CMD >>	J1.83* USDHC1 CLK	GPT2 COMPARE2	SAI2_MCLK	SPDIF IN	WEIM_ADDR[20]	GPIO2 IO[17]	CCM OUT0	OBSERVE MUX OUT[0]	USB OTG1 OC
SD1_CLK >>	J1.86 CSI_HSYNC	USDHC2_CMD	SIM1_PORT1_PD	I2C2_SCL	WEIM_ADDR[20]	GPIO4_IO[20]	PWM8 OUT	TPSMP_HDATA[23]	UART6_CTS
GPIO4_20 \>>	J1.87 CSI DATA[5]	USDHC2_CMD USDHC2_DATA3	SIM2 PORT1 PD	ECSPI2 MISO	WEIM_LBA	GPIO4_IO[20] GPIO4_IO[24]	SAI1 RX BCLK	KALT7>	UART5 CTS
GPIO4_24 >>	J1.88 CSI DATA[5]	USDHC2_DATA3	SIM2_PORT1_PD	ECSPI2_MISO ECSPI2_SS0		OFIO4_IO[24]	SAIT_RX_BCLK SAIT_MCLK		UART5_CTS UART5_RX
PIO4_22 \$>					WEIM_AD[1] WEIM RW	GPIO4_IO[22]		TPSMP_HDATA[25] TPSMP_HDATA[22]	
D_DET_N \$	J1.89 CSI_VSYNC J1.90 CSI_DATA[4]	USDHC2_CLK	SIM1_PORT1_CLK	I2C2_SDA		GPIO4_IO[19]	PWM7_OUT		UART6_RTS
		USDHC2 DATA2	SIM1 PORT1 TRXD	ECSPI2 MOSI	WEIM AD[2]	GPIO4 10[23]	SAI1 RX SYNC	TPSMP HDATA[26]	UART5 RTS

		_	
	Vari	SCIT	e>
Title			
Title	. PIN MUX J1 Document Number	Project	F 1
Title 08 Size	. PIN MUX J1 Document Number		

09. PIN MUX J2

	PIN# ALTO		ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8
3.4 ETH2 RST>>	J2.21 M		GPT2_CLK	SPDIF_OUT	ANATOP_ENET_REF_CLK_25M		GPIO1_IO[10]	SDMA_EXT_EVENT[0]	<alt7></alt7>	<alt8></alt8>
3,4 I2C1 SDA	J2.22 U/		ENET2_TDATA[3]	I2C1_SDA	CSI_DATA[13]	CSU_CSU_ALARM_AUT[1]	GPIO1_IO[29]	ANATOP_USBPHY2_TSTO_PLL_CLK20DIV	SIM_M_HADDR[4]	ECSPI2_SS0
3,4 12C1 SCL		ART4_TX	ENET2_TDATA[2]	I2C1_SCL	CSI_DATA[12]	CSU_CSU_ALARM_AUT[2]	GPIO1_IO[28]	ANATOP_USBPHY1_TSTO_PLL_CLK20DIV	SIM_M_HADDR[3]	ECSPI2_SCLK
3,4 1201_30L >>	J2.25 P\	WM1_OUT	WDOG1_WDOG	SPDIF_OUT	CSI_VSYNC	USDHC2_VSELECT	GPIO1_IO[8]	CCM_PMIC_RDY	ECSPI2_TESTER_TRIGGER	UART5_RTS
3,4 WDOG1_B >>	J2.27 AN	NATOP_ENET_REF_CLK		ANATOP_OTG2_ID	CSI_FIELD	USDHC1_VSELECT	GPIO1_IO[5]	ENET2_1588_EVENT0_OUT	CCM_PLL3_BYP	UART5_RX
3,4,5 OSC 32K OUT	J2.28* I2	C1 SDA	GPT1 COMPARE3	USB OTG2 OC	OSC32K 32K OUT	USDHC1 CD	GPIO1 IO[3]	CCM DIO EXT CLK	TESTER ACK	UART1 RX
3,4,5 030_32K_001 >>	J2.30* CS	SI_DATA[6]	USDHC2_DATA4	SIM2_PORT1_CLK	ECSPI1_SCLK	WEIM_AD[4]	GPIO4_IO[25]	SAI1_TX_SYNC	TPSMP_HDATA[28]	USDHC1_WP
3,4,7 BOOT1>>	J2.31 B0	OOT_MODE[1]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPIO5_IO[11]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3,4 AUD TX BCLK	J2.32* CS	SI DATA[7]	USDHC2 DATA5	SIM2 PORT1 RST	ECSPI1 SS0	WEIM AD[5]	GPIO4 IO[26]	SAI1 TX BCLK	TPSMP HDATA[29]	USDHC1 CD
3,4 AUD_TA_BCLR >>- 3.4.7 BOOT0>>-	J2.33 B0	OOT_MODE[0]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPIO5_IO[10]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3,4 AUD_TX_DATA	J2.36* CS	SI DATA[9]	USDHC2 DATA7	SIM2 PORT1 TRXD	ECSPI1 MISO	WEIM AD[7]	GPIO4 IO[28]	SAI1 TX DATA	TPSMP HDATA[31]	USDHC1 VSELECT
3,4 AOD_17_DA1A>>	J2.37 TA		<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPIO5 IO[7]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3,7 GFIOS_7	J2.38* CS	SI_DATA[8]	USDHC2_DATA6	SIM2_PORT1_SVEN	ECSPI1_MOSI	WEIM_AD[6]	GPIO4_IO[27]	SAI1_RX_DATA	TPSMP_HDATA[30]	USDHC1_RESET
3,4 AUD_RX_DATA >>- 3,4 GPIO5 8 >>-	J2.39 TA	AMPER[8]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPIO5 IO[8]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3,4 GPIO5_8 >>	J2.42 P\	WM2_OUT	GLOBAL_WDOG	SPDIF_IN	CSI_HSYNC	USDHC2_RESET	GPIO1_IO[9]	USDHC1_RESET	ECSPI3_TESTER_TRIGGER	UART5_CTS
3,4 GPIO1_9 >> 3.4.5 GPIO1_1 >>	J2.44 I2	C2 SDA	GPT1 COMPARE1	USB_OTG1_OC	ANATOP ENET REF CLK2	MQS LEFT	GPI01 I0[1]	ENET1 1588 EVENTO OUT	EARLY RESET	WDOG1 WDOG
3,4,5 GPIO1_1 >> 3,4,5 GPIO1_2 >>		C1_SCL	GPT1 COMPARE2	USB OTG2 PWR	ANATOP ENET REF CLK 25M	USDHC1 WP	GPIO1 IO[2]	SDMA EXT EVENT[0]	ANY PU RESET	UART1 TX
3,4,5 GPIO1_2 >> 3.4 GPIO5 9 >>	J2.49 TA	AMPER[9]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPIO5 IO[9]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
DEBUG UART RTS B		ART1 RTS	ENET1 TX ER	USDHC1 CD	CSI DATA[5]	ENET2 1588 EVENT1 OUT	GPIO1 IO[19]	ANATOP USBPHY1 TSTO RX SQUELCH	QSPI TESTER TRIGGER	USDHC2 CD
3,4,5 GPIO1 4>>		NATOP ENET REF CLK		USB_OTG1_PWR	ANATOP 24M OUT	USDHC1 RESET	GPIO1_IO[4]	ENET2 1588 EVENTO IN	CCM PLL2 BYP	UART5 TX
	J2.54* TN		GPT2 CAPTURE1	SAI2 MCLK	CCM CLKO1	CCM WAIT	GPIO1 IO[11]	SDMA EXT EVENT[1]	<alt7></alt7>	EPIT1 OUT
3,4 AUD_MCLS	J2.56 U/	ART1 TX	ENET1 RDATA[2]	I2C3 SCL	CSI DATA[2]	GPT1 COMPARE1	GPIO1 IO[16]	ANATOP_USBPHY1_TSTI_TX_LS_MODE	ECSPI4_TESTER_TRIGGER	SPDIF OUT
3,6 DEBUG_UART_TX		ART1 CTS	ENET1 RX CLK	USDHC1 WP	CSI DATA[4]	ENET2 1588 EVENT1 IN	GPIO1 IO[18]	ANATOP_USBPHY1_TSTI_TX_DN	USDHC2 TESTER TRIGGER	USDHC2 WP
DEBUG_UART_CTS_B >>	J2.59 U/	ART1 RX	ENET1 RDATA[3]	I2C3 SDA	CSI DATA[3]	GPT1 CLK	GPI01 I0[17]	ANATOP USBPHY1 TSTI TX HS MODE	USDHC1 TESTER TRIGGER	SPDIF IN
3,6 DEBUG_UART_RX		C2 SCL	GPT1 CAPTURE1	ANATOP OTG1 ID	ANATOP ENET REF CLK1	MQS RIGHT	GPIO1 IO[0]	ENET1 1588 EVENTO IN	SYSTEM_RESET	WDOG3 WDOG
3,6 GPIO1_0 >>		AWNAND CLE	USDHC1 DATA7	QSPIA DATA[3]	ECSPI3 MISO	WEIM_ADDR[16]	GPIO4_IO[15]	ANATOP TESTO[15]	TPSMP HDATA[19]	UART3 RTS
3,4 NAND_CLE	J2.62* EN	NET1 TX CLK	UART7 CTS	PWM7 OUT	CSI DATA[22]	ANATOP ENET REF CLK1	GPIO2 IO[6]	KPP ROWISI	SIM M HADDR[13]	GPT1_CLK
3,4 ETH1_TX_CLK		AWNAND WP	USDHC1 RESET	QSPIA SCLK	PWM4 OUT	WEIM BCLK	GPIO4 IO[11]	ANATOP TESTO(11)	TPSMP HDATA[13]	ECSPI3 RDY
3,4 NAND_WP_B	J2.64 TA	AMPER[1]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPIO5_IO[1]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3,4 GPIO5_1>>		NET1 RDATA[0]	UART4 RTS	PWM1 OUT	CSI DATA[16]	CAN1 TX	GPIO2 IO[0]	KPP_ROW[0]	SIM M HADDR[7]	USDHC1 LCTL
3,4 ETH1_RDATA0	J2.67* T		GPT2 CAPTURE2	SAI2 TX SYNC	CCM CLKO2	CCM STOP	GPIO1 IO[12]	MQS RIGHT	<alt7></alt7>	EPIT2_OUT
3,4 BT_AUD_TX_SYNC >>		ART5 TX	ENET2 CRS	I2C2_SCL	CSI DATA[14]	CSU CSU ALARM AUT[0]	GPIO1_IO[30]	ANATOP USBPHY2 TSTO RX SQUELCH	SIM M HADDR[5]	ECSPI2 MOSI
3,4,5,7 I2C2_SCL	J2.69* T		GPT2 COMPARE1	SAI2_TX_BCLK	CCM OUTO	PWM6 OUT	GPIO1_IO[13]	MQS LEFT	<alt7></alt7>	SIM1 POWER FAIL
3,4 BT_AUD_TX_BCLK	J2.71* TO		GPT2 COMPARE2	SAI2_TX_BOEK	CCM OUT1	PWM7 OUT	GPIO1_IO[13]	OSC32K 32K OUT	<alt7></alt7>	SIM2 POWER FAIL
3,4 BT_AUD_RX_DATA		NET1 RDATA[1]	UART4 CTS	PWM2 OUT	CSI DATA[17]	CAN1 RX	GPIO2 IO[1]	KPP COL[0]	SIM M HADDR[8]	USDHC2 LCTL
3,4 ETH1_RDATA1	J2.73* TF		GPT2 COMPARE3	SAI2 TX DATA	CCM OUT2	PWM8 OUT	GPIO1 IO[15]	ANATOP 24M OUT	SIW_W_NADDR(0) <alt7></alt7>	CAAM WRAPPER RNG OSC O
3,4 BT_AUD_TX_DATA		NET1_TX_EN	UART6 RTS	PWM6 OUT	CSI DATA[21]	ENET2 MDC	GPIO2 IO[5]	KPP_COL[2]	SIM M HADDR[12]	WDOG2 WDOG RST DEB
3,4 ETH1_TX_EN	J2.75* EN	NET1 MDIO	ENET2 MDIO	USB OTG PWR WAKE	CSI MCLK	USDHC2 WP	GPIO1_IO[6]	CCM WAIT	CCM REF EN	UART1 CTS
3,4 MDIO >>>		NET1_MDIO	UART5 RTS	OSC32K 32K OUT	CSI DATA[18]	CAN2 TX	GPIO2 IO[2]	KPP ROW[1]	SIM M HADDR[9]	USDHC1 VSELECT
3,4 ETH1_RX_EN		NET1_KA_EN NET1 TDATA[0]	UART5_KTS UART5_CTS	ANATOP 24M OUT	CSI DATA[16]	CAN2_TX	GPIO2_IO[2]	KPP COL[1]	SIM_M_HADDR[10]	USDHC1_VSELECT
3,4 ETH1_TDATA0>>	J2.79* EN		ENET2 MDC	USB OTG HOST MODE	CSI PIXCLK	USDHC2 CD	GPIO2_IO[3] GPIO1 IO[7]	CCM STOP	ECSPI1 TESTER TRIGGER	UART1 RTS
3,4 MDC >>>		NET1_MDC NET1_TDATA[1]	UART6 CTS	PWM5 OUT	CSI DATA[20]	ENET2 MDIO	GPIO1_IO[1]	KPP ROW[2]	SIM M HADDR[11]	WDOG1 WDOG RST DEB
3,4 ETH1_TDATA1\$\(\)		ART2 TX	ENET1 TDATA[2]	I2C4 SCL	CSI_DATA[20]	GPT1 CAPTURE1	GPIO2_IO[4] GPIO1 IO[20]	ANATOP USBPHY1 TSTO RX DISCON DET	RAWNAND TESTER TRIGGER	ECSPI3 SS0
3,4 BT_UART_TX\		ART2_TX ART2_RX	ENET1_TDATA[2] ENET1_TDATA[3]	I2C4_SCL I2C4 SDA	CSI_DATA[6]	GPT1_CAPTURE1	GPIO1_IO[20]	ANATOP_USBPHY1_TSTO_RX_DISCON_DET ANATOP_USBPHY1_TSTO_RX_HS_RXD	DONE RAWNAND_TESTER_TRIGGER	ECSPI3_SSU ECSPI3 SCLK
3,4 BT_UART_RX\>>	U2.86" U/	NET1 RX ER	UART7 RTS	PWM8 OUT	CSI_DATA[7]	GPT1_CAPTURE2 WEIM CRE	GPIO1_IO[21] GPIO2_IO[7]	KPP COL[3]	SIM M HADDR[14]	GPT1 CAPTURE2
3,4 ETH1_RX_ER >>	U2.88* U/		ENET1 CRS	CAN2 TX	CSI_DATA[23] CSI_DATA[8]	GPT1 COMPARE2	GPIO2_IO[7] GPIO1 IO[22]	ANATOP USBPHY2 TSTO RX FS RXD	SIIVI_IVI_NADDK[14]	ECSPI3 MOSI
3,4 BT_UART_CTS_B			USDHC1 DATA4	QSPIA DATA[0]	ECSPI3 SS0	WEIM CS1	GPIO1_IO[22] GPIO4 IO[12]		TPSMP HDATA[14]	UART3 TX
3,4 NAND_READY_B 🌭		AWNAND_READY						ANATOP HERPHYA TETO BY ES BYD	FAIL	ECSPI3 MISO
3,4 BT UART RTS B	J2.90* U/	AKIZ_KIS	ENET1_COL	CAN2_RX	CSI_DATA[9]	GPT1_COMPARE3	GPIO1_IO[23]	ANATOP_USBPHY1_TSTO_RX_FS_RXD	FAIL	ECOPIS_IVIIOU

