VAR-DT8MCustomBoard



CONTENT

PAGE NO.	SCHEMATIC PAGE
02A.	BLOCK DIAGRAM - DART-MX8M
02B.	BLOCK DIAGRAM - DART-MX8M-MINI
02C.	BLOCK DIAGRAM - DART-MX8M-PLUS
03A.	DART-MX8M
03B.	DART-MX8M-MINI
03C.	DART-MX8M-PLUS
04.	POWER, RTC, BOARDID
05.	ETH, USD, AUDIO,MIPI-CSI
06.	HDMI, eDP
07.	PCIe, MIPI-DSI,UART DBG
08.	USB C OTG, USB HOST
09.	LVDS, TOUCH, JTAG, I2C EXP
10.	HEADERS, MECHANICS
11.	BOOT CONFIG & MODE
12.	CAN FD INTERFACE
13.	ETHERNET2

Disclaimer:

SchematicS are for reference only.

Variscite LTD provides no warranty for the use of these schematics.

Schematics are subject to change without notice.

Revision History

Document	Carrier	Description
1.0	2.0	Changes from DOC 1.9 Carrier 1.4D include: * Optimisation for DART-MX8MP: - Added external ethernet PHY - Control IOs used on previous version over SAI1 now controlled via I2C expander - Added DSI header option for DART-MX8MP stock item exposed pins; Pinout compatible to Symphony J7+J8 - Native USB ID usage added important note - USB Type C active discharge replaced with bleeder - USB Type C active discharge replaced with bleeder - USB Type C crossbar differential switch simplified Removed DT8M NAND option - Added QSPI header J41 - located in location of J25 - J27 & J28 pinout aligned to Symphony - Added PD on J1.38 for BSP CustomV2.0 signal Added additional CAN PHY on iMX8MP - U44 footprint modified from SOIC to DFN - SD card power switch modified - Main power switch type align to Symphony - DART-MX8M DP connector replaced with 40pin eDP REF. design - HDMI path simplified - PINMUX page deleted - reference to XLS - Aded reference design for 12Mb/s CAN-FD transciever - Added M.2. PCIe reference design - Add option on bottom to route PCIe port 1 to M.2 connector - Replace boot config drivers to 3state type - Replace MCP2518 crystal to 40MHz and connect RX_INT - Updated Block Diagrams - VCC_SOM Increased to 3.8V (R145 changed to 18K) - D9, C58 Removed. VCC_BASE_3V3 goes up just after NVCC_3V3

































