

VAR-DT8MCustomBoard



CONTENT

PAGE NO.	SCHEMATIC PAGE
02.	BLOCK DIAGRAM
03.	DART-MX8M
04.	POWER, RTC, BOARDID
05.	ETH, USD, AUDIO, MIPI-CSI
06.	HDMI, DP
08.	USB C OTG, USB HOST
07.	PCIE, NAND, UART DBG
09.	LVDS, TOUCH, JTAG, GP SWS
10.	HEADERS, MECHANICS
11.	BOOT CONFIG & MODE
12.	PINMUX J1 & J2 & J3


Disclaimer:

SchematicS are for reference only.
Variscite LTD provides no warranty for the use of these schematics.
Schematics are subject to change without notice.

Revision History

Document	Carrier	
1.0	1.0	INITIAL
1.1	1.1	1st Release

02. Block Diagram



I2C BUS ADDRESS:

I2C1: Internal to SOM

I2C2: PU - 10K on U44
10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x68 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PTN5150AHXMP
0x3C CSI P1 Camera (1V8) OV5640

I2C3: PU - 5K on SOM
0x60 SOM - Int. power ctrl.
0x2D USB3 HUB
0xXX Header


I2C4: PU - 10K on U44
10K on custom
0x3C CSI P1 Camera (1V8) OV5640
0xXX Header
0xXX mPCie

Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm

03 - DART-MX8M Connectors

FOR B : Add Series resistor on (direct CPU pin -500 Ohm)





Note: Pinname with /*/ prefix denotes a HW assy option.

03. DART-MX8M Connectors			
Size A2	Document Number	Project	Rev 1.1_R2
Designer: Cited A	Approved By:		
Date: Tuesday, March 13, 2018	Sheet	3	of 12


04. Power, RTC, Board ID

PWR JACK 5V IN OVP/OC


5VDC/4A POWER JACK




POWER SW/ (ON/OFF)




3.3V/3A BASE




3.8V/3A FROM PWR JACK




1.5V/0.3A #1 BASE




1.8V/0.3A BASE




1.5V/0.3A #2 BASE




RESET & WATCHDOG




RTC BATTERY




BOARD ID




SD POWER



USB3 HUB POWER





FAN : 5V/0.2A




05. ETH, uSD, AUDIO, MIPI-CSI

uSD CARD





LAYOUT NOTE:
Giga Ethernet Differential Pair,
Follow Giga Ethernet routing
guidelines.
Differential Impedance: 100 ohms

Gigabit Ethernet2




MIPI-CSI0 + MIPI-CSI1

Connects to Variscite Custom MIPI-CSI2 Cam Board
Plug in 180deg to test second interface as 4 lanes




LAYOUT NOTE:
Differential Impedance:100 ohms
SE 50 ohms
HS mode: DIFF
LP mode: SE
Lane rate 1.5Gbps

NOTE:
1. I2C and GPIO run @ 1.8V
2. Camera reference clock generated on camera board




AUDIO

Headphones




LAYOUT NOTE:
CODEC HPOUTFB need to short
with AGND on connector

Line In




DIGITAL MIC




File			
05. ETH, uSD, AUDIO, MIPI-CSI			
Size	Document Number	Project	Rev
A3	VAR-DT8MCustomBoard	VAR-DT8MCustomBoard	1.1_R2
Designer:	Oded A.	Approved By:	
Date:	Tuesday, March 13, 2018	Sheet	5 of 12

06. HDMI, eDP


HDMI PORT




HDMI REFCLK



DP PORT



HDMI/eDP/DP SWITCH



HDMI PORT + Level Termination


DP port

DISCLAIMER:
eDP/DP interface not validated!
Awaits NXP formal release.

06. HDMI, eDP			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.1_R2
Designer: Oded A	Approved By: <Approved By>		
Date: Tuesday, March 13, 2018	Sheet 6		of 12

mPCIexp CS

PCIe CLK DIST.



Layout Note:

Place parallel termination resistors close to the mPCIe connector


Layout Note:

Place AC caps close to the connector

LAYOUT NOTE:


PCIe Differential Pairs. Follow PCIe routing guidelines. Differential Impedance: 85 ohms Length match +/- 5mil

PCIe 1.1/2.1 compliant with PCIe Express CEM2. 2.5/3.0 Gbps Lane 2.0/8b/10b encoding



mPCIexp ON PS

PCIe CLK DIST.



Layout Note:

Place parallel termination resistors close to the mPCIe connector


Layout Note:

Place AC caps close to the connector


LAYOUT NOTE:

PCIe Differential Pairs. Follow PCIe routing guidelines. Differential Impedance: 85 ohms Length match +/- 5mil


PCIe 1.1/2.1 compliant with PCIe Express CEM2. 2.5/3.0 Gbps Lane 2.0/8b/10b encoding



NAND+HEADER ON PS



USB UART DEBUG






11. BOOT CONFIG & MODE

Address		7	6	5	4	3	2	1	0
	0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]
	0x470[15:8]	Infiniit-Loop (Debug USE only) 0 - Disable 1 - Enable		0 01 - SD/eSD		Port Select: 0 01 - eSDHC1 - INT eMMC 0 11 - eSDHC2 - EXT		Power Cycle Enable 0 - No power cycle 1 - Enabled via	SD Loopback Clock Source Sel (for SDR50 and SDR104 only) 0 - through SD pad 1 - direct
	0x470[15:8]			0 10 - MMC/eMMC					
	0x470[15:8]			011 - NAND		Pages In Block: 00 - 128 01 - 64 10 - 32 11 - 256		Nand_Row_address_bytes: 00 - 3 01 - 2 10 - 4 11 - 5	
	0x470[15:8]			100 - QSPI		QSPI Instance 0 - QuadSPI0 1 - Reserved	SDR SMP: "000": Default "001-111"		
	0x470[15:8]			110 - SPI NOR		Port Select: 000 - eCSP11 001 - eCSP12		SPI Addressing: 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)	
	0x470[15:8]	Others - Reserved for future use							
		BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
SD/eSD	0x470[7:0]	Fast Boot: 0 - Regular 1 - Fast Boot	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 101 - Reserved for DDR50 Others - Reserved		Reserved	
MMC/eMMC	0x470[7:0]		Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.	Speed 00 - Normal 01 - High 10 - Reserved for HS200 11 - Reserved	USDHC1 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	USDHC2 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V			
NAND	0x470[7:0]	BT_TOGGLEMODE	BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8		Toggle Mode 33MHz Preamble Delay, Read Latency: '000' - 16 GPMICLK cycles. '001' - 1 GPMICLK cycles. '010' - 2 GPMICLK cycles. '011' - 3 GPMICLK cycles. '100' - 4 GPMICLK cycles. '101' - 5 GPMICLK cycles. '110' - 6 GPMICLK cycles. '111' - 7 GPMICLK cycles. '1111' - 15 GPMICLK cycles.				Reserved
QSPI	0x470[7:0]	HSPHS: Half Speed Phase Selection 0 : select sampling at non-inverted clock 1: select sampling at inverted clock	HSDLY: Half Speed Delay selection 0 : one clock delay 1: two clock delay	FSPHS: Full Speed Phase Selection 0 : select sampling at non-inverted clock 1: select sampling at inverted clock	FSDLY: Full Speed Delay selection 0 : one clock delay 1: two clock delay	Reserved	Reserved	Reserved	Reserved
SPINOR	0x470[7:0]	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved

- Notes:
- a. Sampled on rising edge of POR_B
 - b. 95K ohm Int. SOC PD during POR_B and after on BOOT_CFG[15:0] and BOOTMODE[1:0]
 - c. BMODE[1:0] = "10" is Int. Boot
 - d. Active boot cfg for one dip sw sel SD/eMMC
 - e. Yellow marks default setting
 - f. Orange marks must setting




12. PINMUX J1 & J2 & J3

[illegible]

NOTE:

1. ORANGE FUNCTION DENOTES FUNCTION USED ON SOME SOM WITH OPTIONAL ORDERABLE CONFIGURATIONS.
PLEASE REFER TO SOM DATASHEET FOR FURTHER DETAILS.
2. ALT0 TO ALT6 DENOTE ALTERNATE FUNCTIONS OF SOC PINS WHEN USED.
3. ALT IC DENOTE AN ALTERNATE FUNCTION WHEN RELEVANT SOM ORDERABLE CONFIGURATION CHOOSEN.
FUNCTION GENERATED BY ALTERNATIVE IC WHEN USED.
WHEN DESIGN WITH ALT IC - ALT0 TO ALT6 CANNOT BE USED!
4. GREEN NETS DENOTE PINS USED FOR BOOT CONFIGURATION USING POWER UP.
CARE SHOULD BE GIVEN NOT DRIVING THESE LINES AFTER RISE OF POR_+tms.

 Variscite			
Title 12. PINMUX J1 & J2 & J3			
Size A3	Document Number VAR-DTBMCCustomBoard	Project VAR-DTBMCCustomBoard	Rev 1.1
Designer: Coded A		Approved By:	
Date: Tuesday, March 13, 2018		Sheet 12 of 12	