### 01. COVER



CONTENT			
PAGE NO.	SCHEMATIC PAGE		
1	Cover		
2	Block Diagram		
3	SOM TOP LEVEL		
4	SOM Connector With PINMUX		
5	ETH, AUDIO, CAN		
6	SD, USB, mPCle, SATA		
7	MIPI-CSI, HDMI		
8	Display, Touch, Headers		
9	BOOT, Buttons, LEDs		
10	Power, RTC, BoardID, Reset, Debug		


#### Disclaimer:


SchematicS are for reference only. Variscite LTD provides no warranty for the use of these schematics.
Schematics are subject to change without notice.

## Revision History

Document	Carrier	Description
1.0	Rev 1.0	Initial
1.1	Rev 1.1	Add D25 R106 C108 for external ETH phy reset delay
1.2	Rev 1.1A	R47 add to BOM 0ohm/0402 D21 R84 Q3 - remove from BOM RX1 add manual 10K pull down on uart debug TX line
1.3	Rev 1.1A	Add VAR-SOM-6UL & VAR-SOM-SOLO/DUAL Symbols 1st Release
1.4	Rev 1.2	- Remove D21 R84 Q3 from Layout - GPLED1 - Change U17 TS3A27518EZQSR to QFN Part - RX1 Addon added to layout as R108 - R22 remove - Isolation resistor R107 on J1.154 added
1.5	Rev 1.3	FPF2193 Changed to TPS22950C
1.6	Rev 1.3	FB1,FB3,FB4 Changed to BLM15PD121SN1D J5, J9 Changed to USB3090-30-A Q1 Changed to TPS27081ADDCR U5 Changed to DS1337U+ VPC1 Changed to VPC0435-2U



























10K

All LCDIF\_D[0..23] pins should not be driven during boot to undesired value.

Note: For full LCDIF boot values see datasheet of allowed values per pin

MX6-SATA RX N <>>>


MX6-SATA\_RX\_P <>>




#### BUTTONS

· Clean GND under R83 pad


BOOT\_MODEO - Avoid driving High during boot/ PD on SOM



#### LEDS



# SOLO BOOT\_CFG





Title
09. BOOT, Buttons, LEDs
Size Document Number Project

 Size A
 Document Number
 Project
 Rev 1.3\_R1 6

 Designer:
 Leonid S.
 Approved By:

 Date:
 Sunday, August 27, 2023
 Sheet 9 of 10

