## VAR-DT8MCustomBoard



#### CONTENT


PAGE NO.	SCHEMATIC PAGE
02.	BLOCK DIAGRAM
03.	DART-MX8M
04.	POWER, RTC, BOARDID
05.	ETH, USD, AUDIO,MIPI-CSI
06.	HDMI, DP
08.	USB C OTG, USB HOST
07.	PCIE, NAND, UART DBG
09.	LVDS, TOUCH, JTAG, GP SWS
10.	HEADERS, MECHANICS
11.	BOOT CONFIG & MODE
12.	PINMUX J1 & J2 & J3


### Disclaimer:


SchematicS are for reference only. Variscite LTD provides no warranty for the use of these schematics. Schematics are subject to change without notice.


# Revision History


Document	Carrier	
1.0	1.0	INITIAL
1.1	1.1	1st Release


























1. BO	OT CON	FIG &	MODE	4				3	l	2	
	Address	7	6	5	4	3	2	1	0		
	0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]		_
	0x470[15:8]			0 01 - SD/eSD		Port 9 0 0 - 6	eSDHC1 - INT eMMC	Power Cycle Enable '0' - No power cycle '1' - Enabled via	SD Loopback Clock Source Sel (for SDR50 and SDR104 only)	BMODE[1:0] BOOT TYPE	
	0x470[15:8]			0 10 - MMC/eMM	С	0 1 - eSDHC2 - EXT		'0' - through SD p		00 Boot From Fuses 01 Serial Downloader	
	0x470[15:8]	Infinit-Loop (Debug USE only) 0 - Disable 1 - Enable	011 - NAND		Pages In Block: 00 - 128 01 - 64 10 - 32 11 - 256		Nand_Row_address_bytes: 00 - 3 01 - 2 10 - 4 11 - 5		10 Internal Boot (Development) 11 Reserved		
	0x470[15:8]		100 - QSPI		QSPI Instance						
	0x470[15:8]			110 - SPI NOR		Port Select: 000 - eCSPI1 001 - eCSPI2		SPI Addressing: 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)	Notes:  a. Sampled on rising edge of POR_B  b. 95K ohm Int. SOC PD during POR_B and on BOOT CFG[15:0] and BOOTMODE[I:0]	aft	
	0x470[15:8]		Others - Res	served for future use				c. BMODE[1:0] ="10" is Int. Boot d. Active boot cfg for one dip sw sel SD	/eMI		
		BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]	<ul><li>e. Yellow marks default setting</li><li>f. Orange marks must setting</li></ul>	
SD/eSD	0x470[7:0]	Fast Boot:  0 - Regular	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit		Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 101 - Reserved for DDR5 Others - Reserved	0	Reserved		
MMC/eMMC	0x470[7:0]	1 - Fast Boot		Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 110 - 8-bit DDR (MMC Else - reserved.	4.4)	Speed 00 - Norm 01 - High 10 - Reser 11 - Reser	ved for HS200	USDHC1 IO VOLTAGE SELECTION 0 - 3.3V	USDHC2 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V		
NAND	0x470[7:0]	BT_TOGGLEMODE	BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4			Toggle Mode 33MHz Preamble Delay, Read Latency: '000' - 16 GPMICLK cycles. '001' - 1 GPMICLK cycles. '010' - 2 GPMICLK cycles. '101' - 3 GPMICLK cycles. '100' - 4 GPMICLK cycles. '100' - 5 CPMICLK cycles. '101' - 5 CPMICLK cycles. '111' - 7 GPMICLK cycles. '111' - 7 GPMICLK cycles. '111' - 7 GPMICLK cycles. '111' - 15 GPMICLK cycles.		Reserved	SOM NUCC 21/2 GND 1 10K 78/3 BOOT 1	CFG08	
QSPI	0x470[7:0]	HSPHS: Half Speed Phase Selection 0 : select sampling at non-inverted clock 1: select sampling at inverted clock	HSDLY: Half Speed Delay selection 0: one clock delay 1: two clock delay	FSPHS: Full Speed Phase Selection 0 : select sampling at non-inverted clock 1: select sampling at inverted clock	FSDLY: Full Speed Delay selection 0 : one clock delay 1: two clock delay	Reserved	Reserved	Reserved	Reserved	OND 1 10K 5894 BOOT 1	
SPINOR	0x470[7:0]	CS select ( 00 - CS#0 01 - CS#1 10 - CS#1 11 - CS#3	(default)	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	USS SN74LVC1G34DCKR NC NC NO	CFG11
		NC 18372 4.7K	R875 4.7K			SOM NVCC_3V3				4 4.7K 8889 BOOT CF  US SN74LVC1G34DCKR  GND  100nF   IGND	
	10K B88 10K B88 10K 988 10K 988 10K 988 10K B89 10K B89	96 NC 97 NC 98 NC 99 NC	BOOT CFG02 G BOOT CFG03 C BOOT CFG04 S	APTOUCH RSTn SAI	I. PXD0(GPIO4_1002) T. PXD1(GPIO4_1003) T. PXD1(GPIO4_1003) T. PXD2(GPIO4_1004) T. PXD3(GPIO4_1005) TI T. PXD3(GPIO4_1005) TI T. PXD5(GPIO4_1007) T. PXD6(GPIO4_1008) T. PXD7(GPIO4_1009)	BOOT GFG  W  BOOT  TO BOOT  TO BOOT  BOOT	H Ext. SD Card L Int. eMMC	Y:		USA  USA  ENTALVCIGOADCKR  GND  NC  GND  10K  R800  BOOT CFG14  NC  GND  11  10K  R800  BOOT CFG15	
	6			4				3		Title Size C C Date:	11 De V/

12. PINMUX J1 & J2 & J3										
		ALTO	ALT1	ALT2	ALT3	ALT5	ALT6	ALT IC	CB_FUNCTION	
	NAND_DATA00 NAND_DATA01	NAND DATA00 NAND DATA01 NAND DATA02 NAND DATA03	QSPIA DATA0 QSPIA DATA1 QSPIA DATA2 QSPIA DATA3			GPIO3 IO06 GPIO3 IO07 GPIO3 IO08 GPIO3 IO09				J1
Ш	NAND_DATA02 NAND_DATA03 NAND_DATA04 NAND_DATA05 NAND_DATA06	NAND DATA04 NAND DATA05 NAND DATA06	QSPIB DATA1 QSPIB DATA1 QSPIR DATA2			GPI03 IO10 GPI03 IO11 GPI03 IO12				
	NAND_DATA07 NAND_CE0_B NAND_CE2_B	NAND DATA07 NAND CE0 B NAND CE2 B NAND DQS NAND ALE	QSPIB DATA3 QSPIA SSO B QSPIB SSO B QSPIA DQS QSPIA DQS QSPIA SCLK			GPIO3 IO13 GPIO3 IO01 GPIO3 IO03 GPIO3 IO14 GPIO3 IO00				
D	NAND_DQS NAND_ALE NAND_WP_R	NAND WE B				GPIO3 IO18 GPIO3 IO17				
	NAND_WE_B NAND_RE_B NAND_CLE NAND_READY_B CONN_SD2_CLK CONN_SD2_DATA0	NAND HE B NAND CLE NAND READY B	QSPIB DQS QSPIB SCLK			GPIO3 IO15 GPIO3 IO05 GPIO3 IO16 GPIO2 IO13				
	CONN_SD2_DATA1  CONN_SD2_DATA2	SD2 CLK SD2 DATA0 SD2 DATA1 SD2 DATA2 SD2 DATA2				GPI02 IO15 GPI02 IO16 GPI02 IO17				
	CONN_SD2_DATA3  CONN_SD2_CMD CONN_SD2_CD_B CONN_SD2_cBST	SD2 DATA3 SD2 CMD SD2 CD B SD2 RESET B ENET TD2				GPIO2 JO18 GPIO2 JO14 GPIO2 JO12 GPIO2 JO19 GPIO1 JO19				
	CONN SD2 nRST ETH TRX0 N ETH TRX0 P ETH TRX1 N ETH TRX1 P	ENET TD3 ENET TD0 ENET TD1 ENET RD1 ENET RD0 ENET RD2				GPI01 I018 GPI01 I021 GPI01 I020		ETH TRXO N ETH TRXO P ETH TRX1 N ETH TRX1 P		
4	ETH_TRX2_N ETH_TRX2_P ETH_TRX3_N ETH_TRX3_P	ENET RD1 ENET RD0 ENET RD3 ENET RD2				GPI01 IO27 GPI01 IO26 GPI01 IO29 GPI01 IO28		ETH TRX2 N ETH TRX2 P ETH TRX3 N ETH TRX3 P		
	ETH_TRX3_P < <pre>ENET_TX_CTL_BYP LED_LINK10_100 LED_LINK1000</pre>	ENET TX CTL ENET TXC ENET RXC				GPI01 I022 GPI01 I023 GPI01 I025		NOT CONNECTED LED LINK10 100 LED LINK1000		
	LED ACT ENET_MDIO << ENET MDC	ENET RX CTL ENET MDIO ENET MDC GPIO1 1000				GPI01 I024 GPI01 I017 GPI01 I016 REF CLK 32K		LED_ACT	SOM used w/"EC" SOM used w/"EC" SOM used w/"WBD"	
	GPIO1_I000 I2C4_SCL I2C4_SDA 《	12C4 SCL 12C4 SDA	PWM2_OUT PWM1_OUT	PCIE1 CLKREQ B PCIE2 CLKREQ B		GPIO5 IO20 GPIO5 IO21				
	HPLOUT HPROUT HPOUTFB	SAB TXD SAB TXC SAB RXFS SAB RXFS SAB TXFS	GPT1 COMPARE3 GPT1 COMPARE2 GPT1 CAPTURE1 GPT1 CAPTURE2	SAI5 RXD3 SAI5 RXD2 SAI5 RXFS SAI5 RXC		GPIO5 IO01 GPIO5 IO00 GPIO4 IO28		HPLOUT HPROUT HPOUTFB LINEIN1 LP		J2
	LINEIN1_LP LINEIN1_RP DMIC_CLK DMIC_DATA	SAB TXFS SAB RXD SAB MCLK	GPT1 CAPTORE2  GPT1 CLK  GPT1 COMPARE1  PWM4_OUT	SAIS RXD1 SAIS RXD0 SAIS MCLK		GPIO4 IO28 GPIO4 IO29 GPIO4 IO31 GPIO4 IO30 GPIO5 IO02		LINEINT EP  LINEINT RP  DMIC CLK  DMIC DATA		
С	BT_UART4_TX BT_UART4_CTS_B BT_UART4_RX	ECSPI2 MOSI ECSPI2 MISO	UART4 TXD UART4 CTS B UART4 RXD			GPIO5 IO11 GPIO5 IO12 GPIO5 IO10		_	SOM used w/"WBD" SOM used w/"WBD" SOM used w/"WBD"	
	BT_UART4_RTS_B GPIO1_IO02(nWDOG)	ECSPI2 SS0 GPIO1 IO02	WDOG B			GPI05_I013			SOM used w/"WBD"	
	I2C2_SDA  I2C2_SCL  ECSPI1_SCLK	I2C2 SDA I2C2 SCL  ECSPH SCLK ECSPH SS0	ENET 1588 EVENT1 OUT ENET 1588 EVENT1 IN UART3 RX UART3 RTS B			GPIO5 IO17 GPIO5 IO16 GPIO5 IO06 GPIO5 IO09				
	ECSPIT_SSO ECSPIT_MISO ECSPIT_MOSI	ECSPI1 MISO ECSPI1 MOSI	UART3 CTS B UART3 TX			GPIO5 IO07				
	UART1_RXD UART1_TXD UART2_RXD	UART1 RXD UART1 TXD UART2 RXD UART2 TXD	ECSPI3 SCLK ECSPI3 MOSI ECSPI3 MISO ECSPI3 SS0			GPIO5 IO22 GPIO5 IO23 GPIO5 IO24 GPIO5 IO25				
	UART2_TXD UART3_RXD UART3_TXD	UART3 TXD	UART1 CTS B UART1 RTS B			GPI05 I026 GPI05 I027				
	SAI2_MCLK SAI2_RXFS SAI2_RXC	SAI2 MCLK SAI2 RXFS SAI2 RXC SAI2 TXFS	SAE MCLK SAE TXFS SAE TXC SAE TXD1 SAE TXD2			GPIO4 IO27 GPIO4 IO21 GPIO4 IO22 GPIO4 IO24 GPIO4 IO25				
	SAI2_TXFS SAI2_TXC SAI2_RXD0 SAI2_TXD0	SAI2 TXFS SAI2 TXC SAI2 RXD0 SAI2 TXD0	SAIS TXD3	SAI4 MCLK		GPIO4 IO23 GPIO4 IO26				
	SAI5_MCLK SAI5_RXFS SAI5_RXC SAI5_RXD0	SAI5 MCLK SAI5 RXFS SAI5 RXC SAI5 RXD0 SAI5 RXD1	SAIT TXC SAIT TXD0 SAIT TXD1 SAIT TXD2			GPIO3 IO25 GPIO3 IO19 GPIO3 IO20 GPIO3 IO21 GPIO3 IO22				
	SAI5_RXD1 SAI5_RXD2 SAI5_RXD3 SAI1_MCLK(GPIO4_IO20)	SAI5 RXD1 SAI5 RXD2 SAI5 RXD3 SAII MCLK SAII RXFS	SAH TXD2 SAH TXD3 SAH TXD4 SAH TXD5 SAE MCLK	SAIT TXFS SAIT TXFS SAIT TXFS SAIT TXC	SAIS TXFS SAIS TXC SAIS TXD0	GPI03 IO22 GPI03 IO23 GPI03 IO24 GPI04 IO20				
	SAIT_RXFS SAIT_RXC	SAH TXFS SAH TXC	SAE MCLK SAE RXFS SAE RXC SAE TXFS SAE TXC			GPIO4 IO00 GPIO4 IO01 GPIO4 IO10 GPIO4 IO11				
в	SAI1_TXFS(GPI04_I010) SAI1_TXC(GPI04_I011) SAI1_RXD0(GPI04_I002) SAI1_RXD1(GPI04_I003) SAI1_RXD2(GPI04_I004)	SAH RXD0 SAH RXD1 SAH RXD2	SAIS RXD0 SAIS RXD1 SAIS RXD2			GPIO4 IO02 GPIO4 IO03 GPIO4 IO04	BOOT_CFG00 BOOT_CFG01 BOOT_CFG02		GP LED1 GP LED3 CAPTOUCH RSTn SW BACK	
	SAI1_RXD3(GPIO4_IO05) SAI1_RXD4(GPIO4_IO06) SAI1_RXD5(GPIO4_IO07)	SAII RXD3 SAII RXD4 SAII RXD5 SAII RXD6 SAII RXD7	SAIS RXD3 SAIS TXC SAIS TXD0 SAIS TXFS	SAI6 RXC SAI6 RXD0 SAI6 RXFS SAI1 TXFS	SAI1_RXFS	GPIO4 IO05 GPIO4 IO06 GPIO4 IO07 GPIO4 IO08 GPIO4 IO09	BOOT CFG03 BOOT CFG04 BOOT CFG05 BOOT CFG06 BOOT CFG07		SW BACK PCIe 1 nRST CSI P1 PWRDN CSI P2 PWRDN	
	SA11 RXD6(GPIO4 I008) SA11 RXD7(GPIO4 I009) SA11 TXD0(GPIO4 I012) SA11 TXD1(GPIO4 I013) SA11 TXD2(GPIO4 I014)	SAII_TXD1	SAIB TXDD SAIB TXFS SAIB TXFS SAIB MCLK SAIS TXDD SAIS TXDD	SAI1_TXFS	SAI1_TXD4	GPIO4 IO09 GPIO4 IO12 GPIO4 IO13 GPIO4 IO14	BOOT_CFG07 BOOT_CFG08 BOOT_CFG09 BOOT_CFG10		SW HOME GP LED2	
	SAI1_IXD2(GPI04_IO14) SAI1_TXD3(GPI04_IO16) SAI1_TXD4(GPI04_IO16) SAI1_TXD5(GPI04_IO17) SAI1_TXD6(GPI04_IO18)	SAII TXD2 SAII TXD3 SAII TXD4 SAII TXD5 SAII TXD6	SAIS TXD2 SAIS TXD3 SAIS RXC SAIS RXD0 SAIS RXFS	SAI6 TXC SAI6 TXD0 SAI6 TXFS		GPIO4 IO15 GPIO4 IO16 GPIO4 IO17 GPIO4 IO18	BOOT CFG11 BOOT CFG12 BOOT CFG13 BOOT CFG14		SW_VOLDN  GP_LED4 SW_VOLUP	
	SAI1_TXD6(GPIO4_IO18) SAI1_TXD7(GPIO4_IO19)	SAII_TXD7	SAI6 MCLK			GPI04_I019	BOOT_CFG15		PCle_2 nRST	
	UART4_TXD(GPIO5_IO29) UART4_RXD(GPIO5_IO28) SPDIF_RX	UART4 TXD UART4 RXD  SPDIF RX	UART2 RTS B UART2 CTS B PWM2 OUT	PCIE2 CLKREQ B PCIE1 CLKREQ B		GPI05 IO29 GPI05 IO28 GPI05 IO04			CSI P2 RSTN CSI P1 RSTN	<i>J</i> 3
	SPDIF_TX SPDIF_EXT_CLK	SPDIF TX SPDIF EXT CLK	PWM3 OUT PWM1 OUT PWM3 OUT	GPT3 CLK		GPIO5 IO03 GPIO5 IO05 GPIO5 IO19			SOM used w/"WBD"	
	I2C3_SCL		PWM4 OUT	GPT2 CLK		GPIO5 IO18 REF CLK 24M	EXT CLK2		LVDS PWM	
	GPIO1 IO03 GPIO1 IO05 GPIO1 IO06 GPIO1 IO08	GPI01 IO03 GPI01 IO05 GPI01 IO06 GPI01 IO08	USDHC1 VSELECT M4 NMI  ENET 1588 EVENTO IN USB1 OTG ID			PMIC READY SD1 CD B SD2 RESET B	XTAL_OK  EXT CLK3		RES TOUCH PENIRON HDMI SW GPU SEL  «CB Function» SOM used w/"WBD"	
	GPIO1_IO10 GPIO1_IO11 GPIO1_IO12 GPIO1_IO13(USB1_OTG_OC)	GPI01 I010 GPI01 I011 GPI01 I012 GPI01 I013	USB2_OTG_ID USB1_OTG_PWB			PMIC_READY PWM2_OUT			USB1 TYPEC INTn SOM used w"LD"	
	GPIO1_IO14 GPIO1_IO15	GPIO1 IO13 GPIO1 IO14 GPIO1 IO15	USB1 OTG OC USB2 OTG PWR USB2 OTG OC			PWM3 OUT PWM4 OUT	CLKO2	LVDS2 CLK P	CAP TOUCH INTO	
٨	LVDS2_CLK_DSI_TX2_P LVDS2_CLK_DSI_TX2_N LVDS2_DSI_TX0_P LVDS2_DSI_TX0_N	DSI TX2 N DSI TX0 P DSI TX0 N						LVDS2 CLK N LVDS2 TX0 P		
	LVDS2 DSI TX1 P LVDS2 DSI TX1 N LVDS2 TX2 DSI CLK P	DSI TX1 P DSI TX1 N DSI CLK P DSI CLK N						LVDS2 TX1 P LVDS2 TX1 N LVDS2 TX2 P LVDS2 TX2 N LVDS2 TX3 P		
	LVDS2_TX2_DSI_CLK_N LVDS2_DSI_TX3_P LVDS2_DSI_TX3_N	DSI TX3 P DSI TX3 N						LVDS2_TX3_N		
	LVDS1_CLK_P LVDS1_CLK_N LVDS1_TX0_P LVDS1_TX0_N LVDS1_TX1_P	NOT CONNECTED NOT CONNECTED NOT CONNECTED NOT CONNECTED NOT CONNECTED						LVDS1 CLK P LVDS1 CLK N LVDS1 TX0 P LVDS1 TX0 N LVDS1 TX1 P		
	LVDS1_TX1_N LVDS1_TX2_P	NOT CONNECTED NOT CONNECTED						LVDS1 TX1 N LVDS1 TX2 P LVDS1 TX2 N		
	LVDS1_TX2_N LVDS1_TX3_P LVDS1_TX3_N	NOT CONNECTED  NOT CONNECTED						LVDS1 TX3 P LVDS1 TX3 N		
		5				4				3

#### NO

- 1. ORANGE FUNCTION DENOTES FUNCTION USED ON SOME SOM WITH OPTIONAL OREDERABLE CONFIGURATIONS.
  PLEASE REFER TO SOM DATASHEET FOR FURTHER DETAILS.
- 2. ALTO TO ALT6 DENOTE ALTERNATE FUNCTIONS OF SOC PINS WHEN USED.
- 3. ALT IC DENOTE AN ALTERNATE FUNCTION WHEN RELEVANT SOM ORDERABLE CONFIGURATION CHOOSEN.
  FUNCTION GENERATED BY ALTERNATIVE IC WHEN USED.
  WHEN DESIGN WITH ALT IC ALTO TO ALT6 CANNOT BE USED!
- 4. GREEN NETS DENOTE PINS USED FOR BOOT CONFIGURATION USING POWER UP. CARE SHOULD BE GIVEN NOT DRIVING THESE LINES AFTER RISE OF POR\_B+1ms.

