

## VAR-DT8MCustomBoard



### CONTENT

PAGE NO.	SCHEMATIC PAGE
02A.	BLOCK DIAGRAM - DART-MX8M
02B.	BLOCK DIAGRAM - DART-MX8M-MINI
02C.	BLOCK DIAGRAM - DART-MX8M-PLUS
03A.	DART-MX8M
03B.	DART-MX8M-MINI
03C.	DART-MX8M-PLUS
04.	POWER, RTC, BOARDID
05.	ETH, USD, AUDIO, MIPI-CSI
06.	HDMI, DP
07.	PCIE, NAND, UART DBG
08.	USB C OTG, USB HOST
09.	LVDS, TOUCH, JTAG, GP SWS
10.	HEADERS, MECHANICS
11.	BOOT CONFIG & MODE
12.	PINMUX J1 & J2 & J3
13.	CAN FD INTERFACE

### Disclaimer:

SchematicS are for reference only.  
Variscite LTD provides no warranty for the use of these schematics.  
Schematics are subject to change without notice.


## Revision History

Document	Carrier	Description
1.0	1.0	INITIAL
1.1	1.1	1st Release
1.2	1.2	Schottky_SSMINI - Replace symbol (swapped pin 1 and 2 to match silk) e.g. D1 DART_J1.31 - Update connector for NVCC_ENET pin R110 - Assemble for PMIC_ON_REQ to go low for >130ms BASE_PER_3V8 - feedback taken from SOM_VBAT (close to SOM) -Rev1.1. add on wire R159 and R156 - Remove to allow FPF2193 auto restart R176 - Replaced to 17.8K to allow for 5.4V power supply C157 - Added on input power eFUSE - filter glitches R65 - Remove - Part of boot config - not required. Open Solder mask and add thermal pad under SOM
1.3	1.3	Added support for Basler MIPI-CSI camera DP - Align with NXP reference design DART-MX8M-MINI notes/block diagram and symbol added. Added CAN-FD to SPI bridge circuitry
1.4	1.3A	Limit DMIC_DATA to 1.8V swing using a voltage divider Overdriving DMIC_DATA (>1.8V) (applicable only when recording DMIC input) will generate noise on Headphone output.
1.5	1.3B	Added DisplayPort connector J20 and remove disclaimer note
1.6	1.4	Fix Layout for DMIC_DATA voltage divider Add page 13. to Content list
1.7	1.4	Correct DART-MX8M and DART-MX8M-MINI J2 symbols for pin names on J2.2 and J2.14; See Pinmux changes for HPLOUT & DMIC_CLK nets.
1.8	1.4A	Modify U44 MCP2517FDT CAN-FD controller to MCP2518FDT due to previous NRND Added assembly note on page 13
1.9	1.4B	* C67 C76 updated - USB HUB Crystal capacitors * C181 C182 updated CAN BUS Crystal capacitors * PCIe RX caps replaced with 0 ohm resistors * Update manufacturer PN for: U33 Q2 Q6 * Added U33 manufacturer PN status note.
2.0	1.4C	* DART-MX8MP Block Diagram & Connectors added * HDMI AC coupling and level termination modified to fit iMX8M-Plus - Note added on HDMI/DP page * Add note in DART-MX8MP Connector page for: - SAI1 and SAI5 pads voltage level - PMIC_ON_REQ * Add note for DART-MX8MP USB1_ID and USB2_ID usage in page 8. * Add note for Reset Button functionality with DART-MX8M-PLUS-V1.0A engineering samples in page 9. * Add note for DART-MX8MP boot configuration on page 11.
2.1	1.4D	Assemble R65 - required by DART-MX8MP-V1.1 powerup See note on page 5.



Title 01. Cover			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4D-P2.1
Designer: Oded A. VPC0331	Approved By:		
Date: Wednesday, December 23, 2020	Sheet 1	of 17	

02A. Block Diagram - DART-MX8M



I2C BUS ADDRESS:

- I2C1: Internal to SOM  
I2C2: PU - 10K on U8  
10K on custom  
0x54 BOARD ID EEPROM Page0  
0x55 BOARD ID EEPROM Page1  
0x68 RTC  
0x38 CAPACITIVE TOUCH CTRLR  
0x3D USB-C CC Logic PTN5150AEXMP  
0x3C CSI P1 Camera (1V8) OV5640  
I2C3: PU - 5K on SOM  
0x60 SOM - Int. power ctrl.  
0x2D USB3 HUB  
0xXX Header J12  
I2C4: PU - 10K on U8  
10K on custom  
0x3C CSI P2 Camera (1V8) OV5640  
0xXX Header J12  
0xXX mPCIe J23 & J32


Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm



Title 02A. Block Diagram with DART-MX8M			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4D-02.1
Designer: Oded A. VPC0331		Approved By:	
Date: Wednesday, December 23, 2020		Sheet 2 of 17	

02B. Block Diagram - DART-MX8M-MINI



I2C BUS ADDRESS:

- I2C1: Internal to SOM
- I2C2: PU - 10K on U8  
10K on custom  
0x54 BOARD ID EEPROM Page0  
0x55 BOARD ID EEPROM Page1  
0x68 RTC  
0x38 CAPACITIVE TOUCH CTRLR  
0x3D USB-C CC Logic PTN5150AEXMP  
0x3C CSI P1 Camera (1V8) OV5640
- I2C3: PU - 5K on SOM  
0x1A SOM - Int. CODEC  
0x2D USB3 HUB  
0xXX Header J12
- I2C4: PU - 10K on U8  
10K on custom  
0x3C CSI P1 Camera (1V8) OV5640  
0xXX Header J12  
0xXX mPCIe J23 & J32


Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm



Title 02B. Block Diagram with DART-MX8M-MINI			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4D-02.1
Designer: Oded A. VPC0331		Approved By:	
Date: Wednesday, December 23, 2020		Sheet 3 of 17	

02C. Block Diagram - DART-MX8M-PLUS



I2C BUS ADDRESS:

I2C1: Internal to SOM  
I2C2: PU - 10K on U8  
10K on custom  
0x54 BOARD ID EEPROM Page0  
0x55 BOARD ID EEPROM Page1  
0x68 RTC  
0x38 CAPACITIVE TOUCH CTRLR  
0x3D USB-C CC Logic PTN5150AEXMP  
0x3C CSI P1 Camera (1V8) OV5640  
I2C3: PU - 5K on SOM  
0x2D USB3 HUB  
0xXX Header J12  
I2C4: PU - 10K on U8  
10K on custom  
0x3C CSI P1 Camera (1V8) OV5640  
0xXX Header J12  
0xXX mPCIe J23 & J32


Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm



Title 02B. Block Diagram with DART-MX8M-MINI			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4D-12.1
Designer: Oded A. VPC0331		Approved By:	
Date: Wednesday, December 23, 2020		Sheet 4 of 17	


### 03A - DART-MX8M Connectors




Note: Pinname with /\*/ prefix denotes a HW assy option.

03B - DART-MX8M-MINI Connectors

\*\*\* Dotted nets - Functionality differ from DART-MX8M. \*\*\*



Note: Pinname with /\*/ prefix denotes a HW assy option.



File: 03B - DART-MX8M-MINI Connectors


Size	Document Name	Project	Rev
A3	03B - DART-MX8M-MINI Connectors		4D-P2

Designed: Oded A. VPC0331  
Date: Wednesday, December 23, 2020  
Sheet: 6 of 17



# 03C - DART-MX8MP-PLUS Connectors

\*\*\* Dotted nets - Functionality differ from DART-MX8M. \*\*\*



Note: Pinname with /\*/ prefix denotes a HW assy option.



File	Doc Number	Project	Rev
03C - DART-MX8MP-PLUS Connectors			4D-P2
Size	Document Name	Project	Rev
As	Doc ID: VPC0331	Approved By:	
Design	Wednesday, December 23, 2020	Sheet	7 of 17

5	4
04. Power, RTC, Board ID	

**5VDC/4A  
POWER JACK**

ASSEMBLY OPTION

NC 50

2 Pin Terminal Block

2 1


4 3 2 1

J4



DG 2.0mm

VOC\_PU\_IN

GND



```
30V/ms Slewrate based on int. circuitry
Ilim ~5A
Imon ~ 2.5V @Iout=5A
DMODE Not used
Vin < 5.5V
Vout @ Imax = 5.2V
```

[illegible]

# #1 BASE 1.5V/0.3A #2 BASE

[illegible]

The diagram shows a circuit for current measurement. A green wire labeled "CURRENT MEASUREMENT RESISTOR R0603" connects the two input pins of a blue differential amplifier. The left input pin is labeled "1.3V FROM SOM SOM\_WAT\_2V0" and the right input pin is labeled "3.0V 3.6V TO SOM SOM\_WAT\_2V0". The output of the amplifier is labeled "PAGE 30V".

## RTC BATTERY

Notes:

1. SOM RTC (SOM\_DRV2\_3V3 domain) consumes about 3mA vs. 1uA on IEL12037
2. Does not recommend using LK608 RTC circuitry

**RESET & WATCHDOG**

The schematic shows the power-on reset and watchdog timer circuit for the TPS3808Q30BVT. It includes voltage dividers for VBAT, V3V3, and SNVS, a reset divider (R105), a reset delay network (C117, R118), a reset pull-up (R104), and a watchdog timer (U13) with its own divider (R110, C112).

**Components:**

- Resistors:** R130 (10k), R137 (10k), R143 (10k), R105 (21.5k), R110 (47k), R118 (10k), R104 (10k), R86 (1M), R100 (10k).
- Capacitors:** C117 (2.2uF), C119 (100k), C112 (100nF), C115 (100k), C116 (100k), C117 (100k).
- ICs:** U13 (TPS3808Q30BVT), U14 (TPS3808Q30BVT).
- Other:** SW\_RSTn (switch), SW\_RSTn (switch), SW\_RSTn (switch), SW\_RSTn (switch).

**Notes:**

- SW\_RSTn: Will prevent back flow into an unpowered I/O pin.
- SENSE: > 2.79V -370ms after NVCC\_SNVS\_3V3
- TPS3808Q30BVT: CS=VCO delay 180ms to 420ms. Need to allow 80 delay on SWn to discharge SWn response >130ms for PS (n) RCs to reach 0V.
- TPS3808Q30BVT: SWn is typically driven by the PMIC. If a reset button is used, it should be connected to the SWn pin of the PMIC and also ground supply (SWn) instead of directly connected to SWn pin of the CPU. Note that when SWn is asserted (low) on the L9802, output PMIC\_SWn remains asserted (high).

**SOM PWR**

BASE\_PER\_V08

SOM\_VBAT

R15 0.0R

R1210\_v2

**CURRENT MEASUREMENT  
RESISTOR R1210**

**BOARD ID**

The schematic shows the U15 component, which is a blue rectangular chip. It has nine pins. Pin 1 is connected to BASE\_PER\_3V3. Pin 2 is connected to A0. Pin 3 is connected to A1. Pin 4 is connected to A2. Pin 5 is connected to VSS. Pin 6 is connected to VCC. Pin 7 is connected to WP. Pin 8 is connected to SG. Pin 9 is connected to SDA. There is a 100nF capacitor connected between pin 6 and GND. The output signals are labeled IC2\_SCL and IC2\_SDA.

[illegible]

The diagram illustrates a circuit for providing power to a USB3 Hub. It features a voltage divider consisting of two 4.7kΩ resistors connected between BASE\_PER\_3V3 and USB3\_HUB\_3V3. The midpoint of this divider is connected to the VIN pin of an ILV117L1V12DCVR buffer IC. The IC's GND pin is connected to a common ground. The VOUT pin of the IC is connected to USB3\_HUB\_V12, which is also connected to a 4.7kΩ resistor leading to the same common ground. The output of the IC is labeled as 1.2V.

Notes:  
 1. 3.3V-1.2V+0.35mA, 7W  
 2. 0.35A estimated  
 285\*185 USB

Note: Need to ensure 1.2V rise before GR with 3.3V

**FAN : 5V/0.2A**

VCC\_5V

FB1

120R 1.2A

FAN\_PWR

210

100uF

J24 NC

1

HD2.54\_2x1\_5trouded

GND

**Variscite**

04. Power, RTC, Board ID

Size	Document Number	Project	Rev.
A2			4.0


Designer: Oded A. VPC0001  
 Date: Wednesday, December 23, 2020  
 Approved By: \_\_\_\_\_  
 Sheet 9 of 17






06. HDMI, eDP

HDMI PORT




HDMI/eDP/DP SWITCH


Note: Required for demonstration purposes only.



HDMI REFCLK for DART-MX8M Only!



DP PORT



HDMI PORT + Level Termination

Note: HDMI pull down must not be applied until VDD\_PERV1V8 is up. Implementation uses fact that BASE\_PER\_3V3 rises after all SOM power rails are up. At boot time GPIO1 drives U3 switch to B state.

NOTE: DART-MX8M VS. DART-MX8M-PLUS  
HDMI AC COUPLING AND LEVEL TERMINATION PORT

DART-MX8M: NXP design requires AC coupling and level termination on HDMI path;  
DART-MX8MP: NXP reference requires DC coupling with no level termination;

Current design, as DC coupled and no termination, tested ok with resolutions up to 4K with DART-MX8M HDMI and DP path;

Customers designing for DART-MX8M should include C72-C75 C79-C82 as 100nF and R16-R19 R21 R25 R27 R29 as 604 Ohm





Title 06. HDMI, eDP			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4D-R2.1
Designer: Oded A. VPC0331		Approved By: Sheet 10 of 17	
Date: Wednesday, December 23, 2020			


# 07. PCIe, NAND, USB DEBUG

## mPCIexp CS

### PCIe CLK DIST.





## QSPI TEST POINTS ON PS




## mPCIexp ON PS


### PCIe CLK DIST.



## NAND



## USB UART DEBUG



## 08. USB TYPE C, USB 3 HUB

## USB#1


## USB TYPE C OTG

## Active Demux


### LAYOUT NOTE

USB 3.0 Differential Pair, annotated with a dashed ring around the pair.  
Follow USB 3.0 routing guidelines.  
Differential Impedance: 90 ohms

Place AC-coupling CAPs  
closer to transmit sid



## Config Channel Logic Detection & Indication of Plug Orientation




## 5V Source Load Switch

VCC 5V

Need to drive USB1\_VBUS to 5V even if Vbus>5V

Q2

5V




USB Profile 1 = 5 V @ 2

1 A current limitation due to system power limitation of CPU Card + Base Board.

## USB#2


## USB3.0 HUB




## USB TYPE C OTC

## LAYOUT NOTE








USB 2.0 Diff pair, annotated with a ring around the pair.  
USB 3.0 Diff Pair annotated with dashed ring  
Follow USB 2.0/3.0 routing guidelines.  
Differential Impedance: 90 ohms

VBUS  
DISCHARGE



Title 08. USB TYPE C, USB3 HUB			
Size A2	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4D-R
Designer: Oled A. VPC0331		Approved By:	
Date: Wednesday, 23 May 2020		Signed: 12 of 17	



10. HEADERS, Pull Ups



MECHANICS




Title 10. HEADERS, Mechanics, Pull Ups			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4D-P2.1
Designer: Oded A. VPC0331		Approved By:	
Date: Wednesday, December 23, 2020		Sheet 14 of 17	








# 13. CAN FD Interface



Note for U44:  
Recommened PN for new design MCP2518FDT-E/SL  
Assembled board can have MCP2517FDT-H/SL



Title CAN FD Interface			
Size A4	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4D-R2.1
Designer: Oded A. VPC0331		Approved By:	
Date: Wednesday, December 23, 2020		Sheet 17 of 17	