01. COVER




CONTENT						
PAGE NO.	SCHEMATIC PAGE					
1	Cover					
2	Block Diagram					
3	DART-6UL CONNECTORS					
4	ETHERNET, EXTENSION					
5	LCD, AUDIO					
6	SD, USB					
7	POWER					
8	PIN MUX J1					
9	PIN MUX J2					

Disclaimer:


SchematicS are for reference only. Variscite LTD provides no warranty for the use of these schematics.
Schematics are subject to change without notice.


Revision History


Document	Carrier	Description
1.0	Rev 1.2	Release
1.1	Rev 1.2	SAI1 & SAI2 pin names switched to follow the SOM
1.2	Rev 1.2	CPI Pins added to extension headers
1.3	Rev 1.21	Removed I2C2 pull up resistors Removed not connected boot strap, uSD, Ethernet resistors Added boot strap table
1.4	Rev 1.21	Changed J1.63 pin name
1.5	Rev 1.21A	32khz clock for Wi-Fi module is supplied from iMX6UL processor. R44 not connected, R45 connected
1.6	Rev 1.22	Added filtering on Audio Line In, Headphone lines
1.7	Rev 1.23	R105 pull-down and delay mecahnism added on DEBUG_UART_RTS_B to allow reboot from SD Card using POR button
		Watchdog signal connected to POR circuitry for proper SW reset
1.8	Rev 1.23	Updated page 3 note 13 Updated page 7 On/Off signal note
1.9	Rev 1.23	Updated page 8 pinmux of pins J1.35, J1.43
2.0	Rev 1.23	J2.77,J2.83 - Added note for SOMs with iMX6UL 'G3' variant
2.1	Rev 1.23	Updated note for UART2 interface
2.2	Rev 1.23A	R107 value changed to strong Pull Up to prevent system reset when entering suspend
2.3	Rev 1.23A	Added note for USB ports
2.4	Rev 1.23A	U11: PN text changed to KSZ8081RNBCA to align with the actual assembly





















08. PIN MUX J1

	PIN# ALTO	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8
.5,7 LCD DATA22 >>	J1.02 LCD_DATA[22]	MQS_RIGHT	ECSPI1_MOSI	CSI_DATA[14]	WEIM_DATA[14]	GPIO3_IO[27]	BT_CFG[30]	TPSMP_HDATA[0]	USDHC2_DATA2
.5.7 LCD_DATA22	J1.04 LCD DATA[20]	UART8 TX	ECSPI1 SCLK	CSI DATA[12]	WEIM DATA[12]	GPIO3 IO[25]	BT CEG[28]	TPSMP_HTRANS[0]	USDHC2 DATA0
4,7 LCD DATA16	J1.06 LCD DATA[16]	UART7 TX	CA7 PLATFORM TRACE CLK	CSI DATA[1]	WEIM DATA[8]	GPIO3 IO[21]	BT_CEG[24]	SIM M HSIZE[2]	USDHC2 DATA6
.5.7 LCD DATA18	J1.08 LCD DATA[18]	PWM5 OUT	CA7 PLATFORM EVENTO	CSI DATA(10)	WEIM DATA[10]	GPI03 IO[23]	BT CFG[26]	TPSMP CLK	USDHC2 CMD
.4.7 LCD DATA17	J1.10 LCD DATA[17]	UART7 RX	CA7 PLATFORM TRACE CTL	CSI DATA[0]	WEIM DATA[9]	GPIO3 IO[22]	BT CFG[25]	SIM M HWRITE	USDHC2 DATA7
.5.7 LCD DATA13	J1.14 LCD DATA[13]	SAI3 TX BCLK	CA7 PLATFORM TRACE[13]	CSI DATA[21]	WEIM DATA[5]	GPI03 IO[18]	BT CFG[13]	SIM M HRESP	USDHC2 RESET
,5,7 LCD_DATAI3	J1.16 LCD DATA[14]	SAI3 RX DATA	CA7 PLATFORM TRACE[14]	CSI DATA[22]	WEIM DATA[6]	GPI03 IO[19]	BT CFG[14]	SIM M HSIZE(0)	USDHC2 DATA4
,5,7 LCD_DATA14	J1.18 LCD DATA[12]	SAI3 TX SYNC	CA7 PLATFORM TRACE[12]	CSI DATA[20]	WEIM DATA[4]	GPIO3 IO[17]	BT CFG[12]	SIM M HREADYOUT	ECSPI1 RDY
,5,7 LCD_DATA12 >>	J1.20 LCD DATA[8]	SPDIF IN	CA7_PLATFORM_TRACE[12] CA7_PLATFORM_TRACE[8]	CSI DATA[16]	WEIM DATA(0)	GPIO3 IO[17] GPIO3_IO[13]	BT CFG[8]	SIM M HPROTIOI	CAN1 TX
3,4,7 LCD_DATA8 >>	J1.22 LCD DATA[9]	SAI3 MCLK	CA7 PLATFORM TRACE[9]	CSI DATA[17]	WEIM DATA[1]	GPIO3_IO[14]	BT CFG[9]	SIM M HPROT[1]	CAN1 RX
3,4,7 LCD_DATA9 >>	J1.26 LCD DATA[4]	UARTS CTS	CA7 PLATFORM TRACE[4]	ENET2 1588 EVENT2 IN	SPDIF_SR_CLK	GPIO3 IO[9]	BT CFG[4]	SIM M HBURST[0]	SAI1 TX DATA
3,5,7 LCD_DATA4 >>	J1.28 LCD DATA[5]	UARTS RTS	CA7 PLATFORM TRACE[5]	ENET2 1588 EVENT2 OUT	SPDIF OUT	GPIO3 IO[10]	BT CFG(5)	SIM M HBURST[1]	ECSPI1 SS1
3,5,7 LCD_DATA5 >>	J1.30 LCD DATA[6]	UART7 CTS	CA7 PLATFORM TRACE[6]	ENET2 1588 EVENT3 IN	SPDIF LOCK	GPIO3 IO[10]	BT CFG[6]	SIM M HBURST[2]	ECSPI1 SS2
3,5,7 LCD_DATA6 >>	J1.31 ENET2 RX EN	UART7 TX	SIM1 PORTO RST	1204 601	WEIM ADDR[26]	GPIO2 IO[10]	KPP ROW[5]	kALT7>	ANATOP ENET REF CLK
3,4 ETH2_RX_EN	J1.32 LCD DATA[19]	PWM6 OUT	GLOBAL WDOG	I2C4_SCL CSI_DATA[11]	WEIM DATA(11)	GPIO2 IO[10]	BT CFG(27)	TPSMP HDATA DIR	USDHC2 CLK
,5,7 LCD_DATA19 >>	J1.33 LCD DATA[19]	MQS LEFT		COLDATA(II)			DT_0F0[27]	TPSMP HDATA[1]	USDHC2 DATA3
,5,7 LCD_DATA23 \$	J1.33 LCD DATA[23]	SAI3 TX DATA	ECSPI1_MISO CA7_PLATFORM_TRACE[15]	CSI_DATA[15] CSI_DATA[23]	WEIM_DATA[15] WEIM_DATA[7]	GPIO3 IO[28] GPIO3 IO[20]	BT_CFG[31] BT_CFG[15]	SIM M HSIZE(1)	USDHC2 DATAS
,5,7 LCD DATA15			CA/_PLATFORM_TRACE[15]	CSI_DATA[23]		GPIO3_IO[20]	BI_CFG[15]		USDHCZ_DATAS
3,4 ETH2 TDATA1	J1.35 ENET2 TDATA[1]	UART8_TX	SIM2_PORT0_TRXD	ECSPI4_SCLK	WEIM_EB_B[3]	GPIO2_IO[12]	KPP_ROW[6]	<alt7></alt7>	USB_OTG2_PWR
3,4 ETH2 RDATA0	J1.37 ENET2_RDATA[0]	UART6_TX	SIM1_PORT0_TRXD	I2C3_SCL	ENET1_MDIO	GPI02_I0[8]	KPP_ROW[4]	<alt7></alt7>	USB_OTG1_PWR
3,4,7 LCD DATA1 \$5-	J1.38 LCD_DATA[1]	PWM2_OUT	CA7_PLATFORM_TRACE[1]	ENET1_1588_EVENT2_OUT	I2C3_SCL	GPIO3_IO[6]	BT_CFG[1]	SIM_M_HADDR[29]	SAI1_TX_SYNC
3.4 ETH2 RDATA1	J1.39 ENET2_RDATA[1]	UART6_RX	SIM1_PORT0_CLK	I2C3_SDA	ENET1_MDC	GPI02_I0[9]	KPP_COL[4]	<alt7></alt7>	USB_OTG1_OC
3.5.7 LCD DATA3	J1.40 LCD_DATA[3]	PWM4_OUT	CA7_PLATFORM_TRACE[3]	ENET1_1588_EVENT3_OUT	I2C4_SCL	GPIO3_IO[8]	BT_CFG[3]	SIM_M_HADDR[31] SIM_M_HMASTLOCK	SAI1_RX_DATA
3.5.7 LCD DATA7	J1.42 LCD_DATA[7]	UART7_RTS	CA7_PLATFORM_TRACE[7]	ENET2_1588_EVENT3_OUT	SPDIF_EXT_CLK	GPI03_I0[12]	BT_CFG[7]	SIM_M_HMASTLOCK	ECSPI1_SS3
3.4 ETH2 TDATA0	J1.43 ENET2_TDATA[0]	UART7_RX	SIM1_PORT0_SVEN	I2C4_SDA	WEIM_EB_B[2]	GPI02_I0[11]	KPP_COL[5]	<alt7></alt7>	ANATOP_24M_OUT
3,5,7 LCD DATA0	J1.44 LCD DATA[0]	PWM1 OUT	CA7 PLATFORM TRACE[0]	ENET1 1588 EVENT2 IN	I2C3 SDA	GPIO3 IO[5]	BT CFG[0]	SIM M HADDR[28]	SAI1 MCLK
3.4 ETH2 TX EN	J1.45 ENET2 TX EN	UART8 RX	SIM2 PORT0 CLK	ECSPI4 MOSI	WEIM ACLK FREERUN	GPI02 IO[13]	KPP COL[6]	SIM M HADDR[20]	USB OTG2 OC
.5,7 LCD DATA10	J1.46 LCD DATA[10]	SAI3 RX SYNC	CA7 PLATFORM TRACE[10]	CSI DATA[18]	WEIM DATA[2]	GPI03 IO[15]	BT_CFG[10]	SIM M HPROT(2)	CAN2 TX
.5.7 LCD DATA21	J1.47 LCD DATA[21]	UARTS RX	ECSPI1 SS0	CSI DATA[13]	WEIM DATA[13]	GPIO3 IO[26]	BT CFG[29]	TPSMP HTRANS[1]	USDHC2 DATA1
3,5 LCD CLK	J1.49 LCD CLK	LCD WR RWN	UART4 TX	SAI3 MCLK	WEIM CS2	GPIO3 IO[0]	OCOTP CTRL WRAPPER FUSE LATCHED	SIM M HADDR[23]	WDOG1 WDOG RST DEE
3,5 LCD ENABLE	J1.50 LCD ENABLE	LCD RD E	UART4 RX	SAI3 TX SYNC	WEIM CS3	GPIO3 IO[1]	ANATOP TESTI[0]	SIM M HADDR[24]	ECSPI2 RDY
3.4 GPIO5 5	J1.51* TAMPER[5]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPI05 I0[5]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3.5 LCD VSYNC	J1.52 LCD VSYNC	LCD BUSY	UART4 RTS	SAI3 RX DATA	WDOG2 WDOG	GPI03 I0[3]	ANATOP TESTI[2]	SIM M HADDR[26]	ECSPI2 SS2
3,5 LCD_VSTNC	J1.54 LCD HSYNC	LCD RS	UART4 CTS	SAI3 TX BCLK	WDOG3 WDOG RST DEB	GPIO3 IO[2]	ANATOR TESTILL	SIM M HADDR[25]	ECSPI2 SS1
3,5 LCD_HSTNC	J1.55 ENET2 RX ER	UART8 RTS	SIM2 PORTO SVEN	ECSPI4 SS0	WEIM ADDR[25]	GPI02 IO[15]	KPP COLI71	AI T7>	GLOBAL WDOG
3,4 ETHZ_RX_ER	J1.56 LCD RESET	LCD_CS UART8_CTS	CA7 PLATFORM EVENTI	SAI3 TX DATA	GLOBAL WDOG	GPIO3_IO[4]	ANATOP_TESTI[3]	SIM_M_HADDR[27] SIM_M_HADDR[21]	ECSPI2 SS3
	J1.57 ENET2 TX CLK	UARTS CTS	SIM2 PORT0 RST	ECSPI4 MISO	ANATOP ENET REF CLK2	GPI02 IO[14]	KPP ROW[7]	SIM M HADDR[21]	ANATOP OTG2 ID
3,4 ETH2_TX_CLK>>	J1.58 RAWNAND CE1	USDHC1 DATA6	QSPIA DATA[2]	ECSPI3 MOSI	WEIM ADDR[18]	GPIO4 IO[14]	ANATOP TESTO[14]	TPSMP HDATA[16]	UART3 CTS
3,4 NAND_CE1_B >>	J1.59 UART3 TX	ENET2 RDATA(2)	SIM1 PORTO PD	CSI DATA[1]	UART2 CTS	GPIO1 IO[24]	ANATOP USBPHY1 TSTI TX DP	UTAG ACT	ANATOP OTG1 ID
3,4 UART3_TX>>	JI 61 UARTS BX	ENET2 RDATA[3]	SIM2 PORTO PD	CSI DATA[0]	UART2 RTS	GPIO1 IO[25]	ANATOP USBPHY1 TSTI TX EN	SIM M HADDRIOI	EPIT1 OUT
3,4 UART3_RX	J1.62 RAWNAND DQS	CSI FIELD	QSPIA SS0	PWM5 OUT	WEIM WAIT	GPIO4 IO[16]	SDMA EXT EVENT[1]	TPSMP HDATA(17)	SPDIF EXT CLK
3,4 NAND_DQS >>	J1.64 CSI PIXCLK	USDHC2 WP	RAWNAND CE3	I2C1 SCL	WEIM_WAIT	GPIO4_IO[18]	SNVS HP WRAPPER VIO 5	TPSMP_HDATA[7]	UART6 RX
3,4 GPIO4_18	J1.66* USDHC1 DATA3	GPT2 CAPTURE2	SAI2 TX DATA	CAN2 BX	WEIM ADDR[24]	GPIO2 IO[21]	CCM CLKO2	OBSERVE MUX OUT[4]	ANATOP OTG2 ID
3,6 SD1_DATA3 >>	J1.67 UART3 CTS	ENET2 RX CLK	CAN1 TX	CSI DATA[10]	ENET1 1588 EVENT1 IN	GPIO2_IO[21]	ANATOP USBPHY1 TSTI TX HIZ	SIM M HADDR(1)	EPIT2 OUT
3,4 UART3_CTS_B	J1.68* USDHC1 DATA0	GPT2 COMPARE3	SAI2 TX SYNC	CSI DATA[10]	WEIM ADDR[21]	GPIO2 IO[18]	CCM OUT1	OBSERVE MUX OUT[1]	ANATOP_OTG1_ID
3,6 SD1_DATA0 >>	J1.69 UART3 RTS	ENET2 TX ER	CAN1 RX	COL DATA(11)	ENETI 1588 EVENTI OUT	GPIO2_IO[18] GPIO1_IO[27]	ANATOP_USBPHY2_TSTO_RX_HS_RXD	SIM M HADDR(2)	WDOG1 WDOG
3,4 UART3_RTS_B SS	J1.71* UARTS RX	ENET2 COL	I2C2 SDA	CSI_DATA[11] CSI_DATA[15]	CSU CSU INT DEB	GPIO1 IO[27]	ANATOP USBPHY2 TSTO RX DISCON DET	SIM M HADDRIG	ECSPI2 MISO
3,4,5,7 I2C2_SDA >>				COL DATA((O)		00100 10(31)		SIM M HPROTI31	
,5,7 LCD_DATA11 \$	J1.73 LCD_DATA[11] J1.74* USDHC1 DATA1	SAI3_RX_BCLK GPT2_CLK	CA7_PLATFORM_TRACE[11] SAI2_TX_BCLK	CSI_DATA[19] CAN1_RX	WEIM_DATA[3] WEIM_ADDR[22]	GPIO3_IO[16] GPIO2_IO[19]	BT_CFG[11] CCM_OUT2	OBSERVE MUX OUT[2]	CAN2_RX USB_OTG2_PWR
3,6 SD1_DATA1 >>					I2C4 SDA				
3,5,7 LCD_DATA2 \$	J1.75 LCD_DATA[2]	PWM3_OUT	CA7_PLATFORM_TRACE[2]	ENET1_1588_EVENT3_IN		GPIO3_IO[7]	BT_CFG[2]	SIM_M_HADDR[30]	SAI1_TX_BCLK
3,4 GPIO4 17	J1.76 CSI MCLK	USDHC2_CD	RAWNAND CE2	I2C1_SDA	WEIM CS0	GPIO4_IO[17]	SNVS HP WRAPPER VIO 5 CTL	TPSMP HDATA[20]	UART6_TX
3,6 SD1 DATA2	J1.78* USDHC1_DATA2	GPT2_CAPTURE1	SAI2_RX_DATA	CAN2_TX	WEIM_ADDR[23]	GPIO2_IO[20]	CCM_CLKO1	OBSERVE_MUX_OUT[3]	USB_OTG2_OC
3.6 GPIO4 21	J1.80 CSI_DATA[2]	USDHC2_DATA0	SIM1_PORT1_RST	ECSPI2_SCLK	WEIM_AD[0]	GPIO4_IO[21]	INT_BOOT	TPSMP_HDATA[24]	UART5_TX
3.6 SD1 CMD	J1.82* USDHC1_CMD	GPT2_COMPARE1	SAI2_RX_SYNC	SPDIF_OUT	WEIM_ADDR[19]	GPIO2_IO[16]	SDMA_EXT_EVENT[0]	TPSMP_HDATA[18]	USB_OTG1_PWR
3.6 SD1 CLK	J1.83* USDHC1_CLK	GPT2_COMPARE2	SAI2_MCLK	SPDIF_IN	WEIM_ADDR[20]	GPI02_I0[17]	CCM_OUT0	OBSERVE_MUX_OUT[0]	USB_OTG1_OC
3.6 GPIO4 20	J1.86 CSI_HSYNC	USDHC2_CMD	SIM1_PORT1_PD	I2C2_SCL	WEIM_LBA	GPIO4_IO[20]	PWM8_OUT	TPSMP_HDATA[23]	UART6_CTS
3.4 GPIO4 24	J1.87 CSI_DATA[5]	USDHC2_DATA3	SIM2_PORT1_PD	ECSPI2_MISO	WEIM_AD[3]	GPIO4_IO[24]	SAI1_RX_BCLK	<alt7></alt7>	UART5_CTS
3.4 GPIO4 22	J1.88 CSI_DATA[3]	USDHC2_DATA1	SIM1_PORT1_SVEN	ECSPI2_SS0	WEIM_AD[1]	GPIO4_IO[22]	SAI1_MCLK	TPSMP_HDATA[25]	UART5_RX
SD CARD DET N	J1.89 CSI_VSYNC	USDHC2_CLK	SIM1_PORT1_CLK	I2C2_SDA ECSPI2_MOSI	WEIM_RW	GPIO4_IO[19]	PWM7_OUT	TPSMP_HDATA[22]	UART6_RTS
3.4 GPIO4 23	J1.90 CSI DATA[4]	USDHC2 DATA2	SIM1 PORT1 TRXD	ECSPI2 MOSI	WEIM ADI21	GPIO4 IO[23]	SAI1 RX SYNC	TPSMP_HDATA[26]	UARTS RTS



09. PIN MUX J2

	PIN#		ALT1	ALT2		ALT4	ALT5	ALT6	ALT7	ALT8
3.4 ETH2 RST	J2.21	MOD	GPT2_CLK	SPDIF_OUT	ANATOP_ENET_REF_CLK_25M	CCM_PMIC_RDY	GPIO1_IO[10]	SDMA_EXT_EVENT[0]	<alt7></alt7>	<alt8></alt8>
3.4 I2C1 SDA	J2.22	UART4_RX	ENET2_TDATA[3]	I2C1_SDA	CSI_DATA[13]	CSU_CSU_ALARM_AUT[1]	GPIO1_IO[29]	ANATOP_USBPHY2_TSTO_PLL_CLK20DIV	SIM_M_HADDR[4]	ECSPI2_SS0
3,4 I2C1 SCL	J2.24	UART4 TX	ENET2 TDATA[2]	I2C1 SCL	CSI DATA[12]	CSU CSU ALARM AUT[2]	GPIO1 IO[28]	ANATOP USBPHY1 TSTO PLL CLK20DIV	SIM M HADDR[3] ECSPI2_TESTER_TRIGGER	ECSPI2 SCLK
3.4 WDOG1 B	J2.25	PWM1_OUT	WDOG1_WDOG	SPDIF_OUT	CSI_VSYNC	USDHC2_VSELECT	GPIO1_IO[8]	CCM_PMIC_RDY	ECSPI2_TESTER_TRIGGER	UART5_RTS
3.4 GPIO1 5	J2.27	ANATOP ENET REF C	LK2 PWM4 OUT	ANATOP_OTG2_ID	CSI FIELD	USDHC1 VSELECT	GPIO1 IO[5]	ENET2 1588 EVENTO OUT	CCM PLL3 BYP	UART5 RX
3.4,5 OSC 32K OUT	J2.28*	I2C1_SDA	GPT1_COMPARE3	USB OTG2 OC	OSC32K_32K_OUT	USDHC1_CD	GPIO1_IO[3]	CCM_DI0_EXT_CLK	TESTER_ACK	UART1_RX
3.4 AUD TX SYNC	J2.30*	CSI DATA[6]	USDHC2 DATA4	SIM2 PORT1 CLK	ECSPI1 SCLK	WEIM AD[4]	GPIO4 IO[25]	SAI1 TX SYNC	TPSMP HDATA[28]	USDHC1 WP
3.4.7 BOOT1	J2.31	BOOT_MODE[1]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPIO5_IO[11]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3.4 AUD TX BCLK	J2.32*	CSI DATA[7]	USDHC2 DATA5	SIM2 PORT1 RST	ECSPI1 SS0	WEIM AD[5]	GPIO4 IO[26]	SAI1 TX BCLK	TPSMP HDATA[29]	USDHC1 CD
3.4.7 BOOTO	J2.33	BOOT MODE[0]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPIO5 IO[10]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3.4 AUD TX DATA	J2.36*	CSI DATA[9]	USDHC2 DATA7	SIM2 PORT1 TRXD	ECSPI1 MISO	WEIM AD[7]	GPIO4 IO[28]	SAI1 TX DATA	TPSMP HDATA[31]	USDHC1 VSELECT
3.7 GPIO5 7	J2.37	TAMPER[7]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPI05 IO[7]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3.4 AUD RX DATA	J2.38*	CSI DATA[8]	USDHC2 DATA6	SIM2 PORT1 SVEN	ECSPI1 MOSI	WEIM AD[6]	GPIO4 IO[27]	SAI1 RX DATA	TPSMP HDATA(30)	USDHC1 RESET
3,4 AOD_RX_DATA >>	J2.39	TAMPER(8)	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPI05 IO[8]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3,4 GPIO1 9	J2.42	PWM2 OUT	GLOBAL WDOG	SPDIF IN	CSI HSYNC	USDHC2 RESET	GPIO1 IO[9]	USDHC1 RESET	ECSPI3 TESTER TRIGGER	UART5 CTS
3,4 GPIO1_9	J2.44	I2C2 SDA	GPT1 COMPARE1	USB OTG1 OC	ANATOP ENET REF CLK2	MQS LEFT	GPI01 I0[1]	ENET1 1588 EVENTO OUT	EARLY RESET	WDOG1 WDOG
3,4,5 GPIO1_1	J2.48	I2C1 SCL	GPT1 COMPARE2	USB OTG2 PWR	ANATOP ENET REF CLK 25M	USDHC1 WP	GPI01 I0[2]	SDMA EXT EVENTIOI	ANY PU RESET	UART1 TX
3,4,5 GPIO1_23	J2.49	TAMPER[9]	<alt1></alt1>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPI05 I0[9]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
DEBUG UART RTS B	J2.51	UART1 RTS	ENET1 TX ER	USDHC1 CD	CSI DATA[5]	ENET2 1588 EVENT1 OUT	GPI01 I0[19]	ANATOP_USBPHY1_TSTO_RX_SQUELCH	QSPI TESTER TRIGGER	USDHC2 CD
3,4,5 GPIO1 4	J2.52	ANATOP ENET REF C	LKI PWM3 OUT	USB OTG1 PWR	ANATOP 24M OUT	USDHC1 RESET	GPIO1 IO[4]	ENET2 1588 EVENTO IN	CCM PLL2 BYP	UART5 TX
3,4,5 GPIOT_4	J2.54*	TMS	GPT2 CAPTURE1	SAI2 MCLK	CCM CLKO1	CCM WAIT	GPI01 I0[11]	SDMA EXT EVENT[1]	<alt7></alt7>	EPIT1 OUT
3.6 DEBUG UART TX	J2.56	UART1 TX	ENET1 RDATA(2)	12C3 SCL	CSI DATA[2]	GPT1 COMPARE1	GPI01 I0[16]	ANATOP USBPHY1 TSTI TX LS MODE	ECSPI4 TESTER TRIGGER	SPDIF OUT
DEBUG UART CTS B	J2.57	UART1 CTS	ENET1 RX CLK	USDHC1 WP	CSI DATA[4]	ENET2 1588 EVENT1 IN	GPIQ1 IQ[18]	ANATOP USBPHY1 TSTI TX DN	USDHC2 TESTER TRIGGER	USDHC2 WP
	J2.59	UART1 RX	ENET1 RDATA[3]	I2C3 SDA	CSI DATA[3]	GPT1 CLK	GPI01 I0[17]	ANATOP USBPHY1 TSTI TX HS MODE	USDHC1 TESTER TRIGGER	SPDIF IN
3,6 DEBUG_UART_RX >> 3.6 GPIO1 0 >>	J2.60	I2C2 SCL	GPT1 CAPTURE1	ANATOP OTG1 ID	ANATOP ENET REF CLK1	MQS RIGHT	GPIO1 IO[0]	ENET1 1588 EVENTO IN	SYSTEM RESET	WDOG3 WDOG
	J2.61*	RAWNAND CLE	USDHC1 DATA7	QSPIA DATA[3]	ECSPI3 MISO	WEIM ADDR[16]	GPIO4 IO[15]	ANATOP TESTO[15]	TPSMP HDATA(19)	UART3 RTS
3,4 NAND_CLE >>- 3.4 ETH1 TX CLK >>-	J2.62*	ENET1 TX CLK	UART7 CTS	PWM7_OUT	CSI DATA[22]	ANATOP ENET REF CLK1	GPI02 IO[6]	KPP ROW[3]	SIM M HADDR[13]	GPT1 CLK
3,4 EIHI_IX_CLK	J2.63*	RAWNAND WP	USDHC1 RESET	QSPIA SCLK	PWM4 OUT	WEIM BCLK	GPIO4 IO[11]	ANATOP TESTO[11]	TPSMP HDATA[13]	ECSPI3 RDY
	J2.64	TAMPER[1]	<ai t1=""></ai>	<alt2></alt2>	<alt3></alt3>	<alt4></alt4>	GPIO5 IO[1]	<alt6></alt6>	<alt7></alt7>	<alt8></alt8>
3,4 GPIO5_1>>-	J2.66*	ENET1 RDATA[0]	UART4 RTS	PWM1 OUT	CSI DATA[16]	CAN1 TX	GPIO2 IO[0]	KPP ROWI01	SIM M HADDR[7]	USDHC1 LCTL
3,4 ETH1_RDATA0 >>-	J2.67*	TDO	GPT2 CAPTURE2	SAI2 TX SYNC	CCM CLKO2	CCM STOP	GPIO1 IO[12]	MQS RIGHT	<alt7></alt7>	EPIT2 OUT
3,4 BT_AUD_TX_SYNC >>-	J2.68*	UART5 TX	ENET2 CRS	I2C2 SCL	CSI DATA[14]	CSU CSU ALARM AUT[0]	GPIO1 IO[30]	ANATOP USBPHY2 TSTO RX SQUELCH	SIM M HADDR[5]	ECSPI2 MOSI
3,4,5,7 I2C2_SCL >>	J2.69*	TDI	GPT2 COMPARE1	SAI2 TX BCLK	CCM OUT0	PWM6 OUT	GPIO1 IO[13]	MQS LEFT	<alt7></alt7>	SIM1 POWER FAIL
3,4 BT_AUD_TX_BCLK>>-	J2.71*	TCK	GPT2 COMPARE2	SAI2 BX DATA	CCM OUT1	PWM7 OUT	GPIO1 IO[14]	OSC32K 32K OUT	<alt7></alt7>	SIM2 POWER FAIL
3,4 BT_AUD_RX_DATA	J2.72*	ENET1 RDATA[1]	UART4 CTS	PWM2 OUT	CSI DATA[17]	CAN1 RX	GPI02 IO[1]	KPP COL[0]	SIM M HADDRI81	USDHC2 LCTL
3,4 ETH1_RDATA1 >>-	J2.73*	TRSTB	GPT2 COMPARE3	SAI2 TX DATA	CCM OUT2	PWM8 OUT	GPIO1 IO[15]	ANATOP 24M OUT	<alt7></alt7>	CAAM WRAPPER RNG OSC
3,4 BT_AUD_TX_DATA	J2.74*	ENET1 TX EN	UART6 RTS	PWM6 OUT	CSI DATA[21]	ENET2 MDC	GPIO2 IO[5]	KPP COL[2]	SIM M HADDR[12]	WDOG2 WDOG RST DEB
3,4 ETH1_TX_EN>>	J2.75*	ENET1 MDIO	ENET2 MDIO	USB OTG PWR WAKE	CSI MCLK	USDHC2 WP	GPIO1 IO[6]	CCM WAIT	CCM REE EN	UART1 CTS
3,4 MDIO>>	J2.76*	ENET1 RX EN	UARTS RTS	OSC32K 32K OUT	CSI DATA[18]	CAN2 TX	GPI02 I0[2]	KPP ROW[1]	CCM_REF_EN SIM_M_HADDR[9]	USDHC1 VSELECT
3,4 ETH1_RX_EN	J2.78*	ENET1 TDATA(0)	UARTS CTS	ANATOP 24M OUT	CSI DATA[19]	CAN2 RX	GPI02 I0[3]	KPP COL[1]	SIM M HADDRI101	USDHC2 VSELECT
3,4 ETH1_TDATA0>>	J2.79*	ENET1 MDC	ENET2 MDC	USB OTG HOST MODE	CSI PIXCLK	USDHC2 CD	GPIO1 IO[7]	CCM STOP	ECSPI1 TESTER TRIGGER	UART1 RTS
3,4 MDC>>-	J2.80*	ENET1 TDATA(1)	UART6 CTS	PWM5 OUT	CSI DATA[20]	ENET2 MDIO	GPI02 I0[4]	KPP ROWI21	SIM M HADDR[11]	WDOG1 WDOG RST DEB
3,4 ETH1_TDATA1	J2.84*	UART2 TX	ENET1 TDATA[2]	I2C4 SCL	CSI DATA[6]	GPT1 CAPTURE1	GPIO1 IO[20]	ANATOP USBPHY1 TSTO RX DISCON DET	RAWNAND_TESTER_TRIGGER	ECSPI3 SS0
3,4 BT_UART_TX	J2.86*	UART2 RX	ENET1 TDATA[3]	I2C4_SDA	CSI DATA[7]	GPT1 CAPTURE2	GPI01_I0[21]	ANATOP USBPHY1 TSTO RX HS RXD	DONE	ECSPI3 SCLK
3,4 BT_UART_RX	U2.87*	ENET1 RX ER	UARTZ RTS	PWM8 OUT	CSI DATA[7]	WEIM CRE	GPIO2 IO[7]	KPP COL(3)	SIM M HADDR[14]	GPT1 CAPTURE2
3,4 ETH1_RX_ER>>	J2.88*	UART2 CTS	ENET1 CRS	CAN2 TX	CSI DATA[8]	GPT1 COMPARE2	GPI01 I0[22]	ANATOP_USBPHY2_TSTO_RX_FS_RXD	DE DE	ECSPI3 MOSI
3,4 BT_UART_CTS_B	U2.89*	RAWNAND READY	USDHC1 DATA4	QSPIA DATA(0)	ECSPI3 SS0	WEIM CS1	GPIO4 IO[12]	ANATOP USBERTIZ 1310 RX FS RXD	TPSMP HDATA[14]	UART3 TX
3,4 NAND_READY_B >>-	J2.90*	UART2 RTS	ENET1 COL	CAN2 RX	CSI DATA[9]	GPT1 COMPARE3	GPI04_I0[12]	ANATOP USBPHY1 TSTO RX FS RXD	FAIL	ECSPI3 MISO
3,4 BT UART RTS B	µ2.90	UMNIZ_NIÖ	EINE I I_COL	UMINZ_DA	[COLDMIN[0]	GFTT_GOWIFARES	GFIO1_IU[23]	ANATOR_USBERTTI_TSTU_RX_FS_RXU	FAIL	EUGFIG_WIIGU

