

01. COVER



CONTENT

PAGE NO.	SCHEMATIC PAGE
1	Cover
2	Block Diagram
3	DART-6UL CONNECTORS
4	ETHERNET, EXTENSION
5	LCD, AUDIO
6	SD, USB
7	POWER
8	PIN MUX J1
9	PIN MUX J2

Disclaimer:

Schematics are for reference only.
Variscite LTD provides no warranty for the use of
these schematics.
Schematics are subject to change without notice.




Revision History

Document	Carrier	Description
1.0	Rev 1.2	Release
1.1	Rev 1.2	SAI1 & SAI2 pin names switched to follow the SOM
1.2	Rev 1.2	CPI Pins added to extension headers
1.3	Rev 1.21	Removed I2C2 pull up resistors Removed not connected boot strap, uSD, Ethernet resistors Added boot strap table
1.4	Rev 1.21	Changed J1.63 pin name
1.5	Rev 1.21A	32khz clock for Wi-Fi module is supplied from iMX6UL processor. R44 not connected, R45 connected
1.6	Rev 1.22	Added filtering on Audio Line In, Headphone lines
1.7	Rev 1.23	R105 pull-down and delay mechanism added on DEBUG_UART_RTS_B to allow reboot from SD Card using POR button Watchdog signal connected to POR circuitry for proper SW reset
1.8	Rev 1.23	Updated page 3 note 13 Updated page 7 On/Off signal note
1.9	Rev 1.23	Updated page 8 pinmux of pins J1.35, J1.43
2.0	Rev 1.23	J2.77, J2.83 - Added note for SOMs with iMX6UL 'G3' variant
2.1	Rev 1.23	Updated note for UART2 interface
2.2	Rev 1.23A	R107 value changed to strong Pull Up to prevent system reset when entering suspend
2.3	Rev 1.23A	Added note for USB ports
2.4	Rev 1.23A	U11: PN text changed to KSZ8081RNBGA to align with the actual assembly

Title 01. Cover			
Size A3	Document Number	Project	Rev 1.23A
Designer: Leonid S.		Approved By:	
Date: Sunday, May 08, 2022		Sheet 1 of 9	


02. Block Diagram




03. DART-6UL CONNECTORS

DOUBLE CLICK ON THE NET TO SEE PIN MUX OPTIONS

DART-6UL-J1




Pull down resistor required for boot from SD-Card
Please refer to note on page 6.



Please see note for pins J2.77, J2.83

DART-6UL-J2




Notes:	Description
(1)	LCD Data Lines are boot strap lines. The should be pulled up/down to select different boot options. Care should be taken to ensure that the correct lines are inputs to the SOM. Please see the POWER page for this schematics for reference.
(2)	SDI Interface used internally by the WIFI. The SD can not be used when the WIFI module is enabled. GPIO5_106 should be low to use. Other functions beside SDI can be accessed only on SOM without WIFI assembled.
(3)	ETH1 Interface is used by on SOM PHY. The lines should not be connected when the internal PHY is used.
(4)	PHY Ethernet interface. Available only on SOMs with Ethernet PHY assembled.
(5)	SAI2 Audio Interface. Used by Audio Codec or on SOM Bluetooth module to connect to audio. Can be used on SOM without both BT Audio and AUDIO CODEC assembled
(6)	UART2 Interface. Used by on SOM Bluetooth module. UART-GUL-6 can be used on SOM without Wi-Fi assembled or Ethernet is disabled.
(7)	DART-GUL-56: Can be used on SOM without Wi-Fi assembled or without BT assembled
(8)	SA11 Interface. Used only by On SOM with both BT Audio and Audio codec assembled. The interface can be used on most SOMs.
(9)	I2C2 Interface. Used by On SOM Peripherals. The addresses in use by SOM are: 0x1a, 0x30, 0x31. Pin Mode cannot be changed.
(10)	OSC_32K_IN is used on SOM WIFI module. Usually this pin is connected to 27.28
(11)	AUDIO Interface. Available only on SOMs with Audio Codec assembled
(12)	AUDIO Interface (GPIOs K17, L16) is used on SOM Ethernet PHY chip. Pin Mode cannot be changed if Ethernet PHY is assembled.
(13)	NAND Interface. Used by on SOM NAND chip. Can be used only in case of SOM version of the SOM is used.
(14)	IMX6UL SNVS power domain voltage supply input. Must be connected to 3.0 battery or 3.3V power supply
(15)	AUDIO CODEC Clock signal. Available only on SOMs with Audio Codec not assembled.
(16)	Pin is used as SD1_CD_B by Boot ROM. Pull down resistor and detect mechanism are required. Please refer to the schematic on page 10

Note:

In SOMs assembled with iMX6UL 'G3' variant automatic SD1 routing selection is not available. In such SOMs, controlling SD1 interface routing should be done manually using pins J2.77 and J2.83 as follows:


DART-6UL:		
Fin#	SD1 interface routed to J1	SD1 interface routed to WiF
J2.83	Connect to DGND	Floating
J2.77	Connect to DGND	Connect to DGND

DART-6UL-5G:		
Pin#	SD1 interface routed to J1	SD1 interface routed to WiFi
J2.83	Connect to DGND	Floating
J2.77	Connect to DGND	Connect to 3.3V







04. ETHERNET, EXTENSION

Internal 10/100 Mbps Ethernet




Extension Connectors



Digital Audio



CAN0






External 10/100 Mbps Ethernet






Title 04. ETHERNET, EXTENSION			
Size A3	Document Number	Project	Rev 1.23A
Designer: Leonard S.		Approved By:	
Date: Sunday, May 08, 2022		Sheet 4 of 9	

05. LCD, AUDIO



Normally OSC_32K_OUT from MX6UL processor supplies accurate 32Khz for Wi-Fi module.
If this pin is used for resistive touch panel, use alternate 32khz OSC, such as the RTC output one.





Place R68,R71 when connecting Microphone inputs
Place R103,R104 when connecting Line In inputs with 2Vrms levels



Title 05. LCD, AUDIO			
Size A3	Document Number	Project	Rev 1.23A
Designer: Leonid S.		Approved By:	
Date: Wednesday, July 26, 2017		Sheet 5 of 9	

Note:
Full down resistor and delay circuitry is added on
DEBUG_UART_RTS_B to allow reboot from SD Card using POR signal,
since DEBUG_UART_RTS_B is used as SD1_CD_B by Boot ROM.

In case DEBUG_UART_RTS_B signal is not required,
the delay mechanism is redundant and can be depopulated.
DEBUG_UART_RTS_B however should be always
pulled down to ground using a 10K resistor to simulate SD Card detect.



3 GPIO4_20

R64

330R


D16




Title 06. SD, USB			
Size A3	Document Number	Project	Rev 1.23A
Designer: Leonid S.		Approved By:	
Date: Monday, January 29, 2018		Sheet 6 of 9	

07. POWER

Power in 5VDC




Board ID




VCC_3V3_DCDC


Reset



ISL12057 - RTC



MAIN 3.3V POWER SUPPLY




The On/Off button is connected to the On/Off signal of the iMX6UL CPU.
Long press (approx 7sec) on this button will reset the system and reboot.

Alternatively, the button can be used to power Off the module by long press.
Then, when in Off state, power On the module again by short press.
In order to achieve this: assemble R62, R46; disassemble R47 and R69; insert the coin cell battery into JBT1.


ON/OFF Button



4X Chassis Holes



4X SOM CONN HOLES



Fiducial




Boot strap



		NAND	eMMC	SD Card	
3.5 LCD DATA0	BT_CFG1[0]	0	0	0	
3.4 LCD DATA1	BT_CFG1[1]	0	0	0	
3.5 LCD DATA2	BT_CFG1[2]	0	0	0	
3.5 LCD DATA3	BT_CFG1[3]	0	0	0	
3.5 LCD DATA4	BT_CFG1[4]	0	0	0	
3.5 LCD DATA5	BT_CFG1[5]	1	1	1	LCD DA
3.5 LCD DATA6	BT_CFG1[6]	0	1	1	LCD DA
3.5 LCD DATA7	BT_CFG1[7]	1	0	0	LCD DA
3.5 LCD DATA8	BT_CFG2[0]	0	0	0	
3.4 LCD DATA9	BT_CFG2[1]	1	1	1	LCD DA
3.5 LCD DATA10	BT_CFG2[2]	0	0	0	
3.5 LCD DATA11	BT_CFG2[3]	1	1	1	LCD DA
3.5 LCD DATA12	BT_CFG2[4]	0	0	0	
3.5 LCD DATA13	BT_CFG2[5]	1	1	1	LCD DA
3.5 LCD DATA14	BT_CFG2[6]	0	0	0	
3.5 LCD DATA15	BT_CFG2[7]	0	0	0	
3.4 LCD DATA16	BT_CFG4[0]	0	0	0	
3.4 LCD DATA17	BT_CFG4[1]	0	0	0	
3.5 LCD DATA18	BT_CFG4[2]	0	0	0	
3.5 LCD DATA19	BT_CFG4[3]	0	0	0	
3.5 LCD DATA20	BT_CFG4[4]	0	0	0	
3.5 LCD DATA21	BT_CFG4[5]	0	0	0	
3.5 LCD DATA22	BT_CFG4[6]	0	0	0	
3.5 LCD DATA23	BT_CFG4[7]	0	0	0	
3.4 BOOT0	BOOT_MODE[0]	0	0	0	
	BOOT_MODE[1]	1	1	1	BOOT1

Note:
0 – Pull down or floating.
1 – Pull up of 10K or stronger.
X – Don't care.

3.3V Base



	SOM Power
1	0.000000
2	0.000000
3	0.000000
4	0.000000
5	0.000000
6	0.000000
7	0.000000
8	0.000000
9	0.000000
10	0.000000
11	0.000000
12	0.000000
13	0.000000
14	0.000000
15	0.000000
16	0.000000
17	0.000000
18	0.000000
19	0.000000
20	0.000000
21	0.000000
22	0.000000
23	0.000000
24	0.000000
25	0.000000
26	0.000000
27	0.000000
28	0.000000
29	0.000000
30	0.000000
31	0.000000
32	0.000000
33	0.000000
34	0.000000
35	0.000000
36	0.000000
37	0.000000
38	0.000000
39	0.000000
40	0.000000
41	0.000000
42	0.000000
43	0.000000
44	0.000000
45	0.000000
46	0.000000
47	0.000000
48	0.000000
49	0.000000
50	0.000000
51	0.000000
52	0.000000
53	0.000000
54	0.000000
55	0.000000
56	0.000000
57	0.000000
58	0.000000
59	0.000000
60	0.000000
61	0.000000
62	0.000000
63	0.000000
64	0.000000
65	0.000000
66	0.000000
67	0.000000
68	0.000000
69	0.000000
70	0.000000
71	0.000000
72	0.000000
73	0.000000
74	0.000000
75	0.000000
76	0.000000
77	0.000000
78	0.000000
79	0.000000
80	0.000000
81	0.000000
82	0.000000
83	0.000000
84	0.000000
85	0.000000
86	0.000000
87	0.000000
88	0.000000
89	0.000000
90	0.000000
91	0.000000
92	0.000000
93	0.000000
94	0.000000
95	0.000000
96	0.000000
97	0.000000
98	0.000000
99	0.000000
100	0.000000



SW1	SW2	BOOT Source
OFF	OFF	SD Card
OFF	ON	eMMC
ON	OFF	NAND
ON	ON	NAND




Title
07. POWER

Size A3	Document Number	Project	Rev 1 23A
------------	-----------------	---------	--------------

Designer: Leonid S.	Approved By:
Date: Wednesday, July 26, 2017	Sheet 7 of 9

08. PIN MUX J1

	PIN#	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8
3.5,7 LCD_DATA22	J1.02	LCD_DATA[22]	MOS_RIGHT	ECSP11 MOSI	CSI_DATA[14]	WEIM_DATA[14]	GPI03 IO27	BT_CFG[30]	TPSMF_HDATA[0]	USDHC2_DATA2
3.5,7 LCD_DATA20	J1.04	LCD_DATA[20]	UART8_TX	ECSP11 SCLK	CSI_DATA[12]	WEIM_DATA[12]	GPI03 IO25	BT_CFG[28]	TPSMF_HDATA[0]	USDHC2_DATA0
3.5,7 LCD_DATA18	J1.06	LCD_DATA[18]	UART7_TX	CA7_PLATFORM_TRACE_CLK	CSI_DATA[1]	WEIM_DATA[8]	GPI03 IO21	BT_CFG[24]	SIM_M_HSIZ[2]	USDHC2_DATA6
3.5,7 LCD_DATA16	J1.08	LCD_DATA[16]	PWM5_OUT	CA7_PLATFORM_EVENT0	CSI_DATA[10]	WEIM_DATA[10]	GPI03 IO23	BT_CFG[26]	TPSMF_CLK	USDHC2_CMD
3.4,7 LCD_DATA17	J1.10	LCD_DATA[17]	UART7_RX	CA7_PLATFORM_TRACE_CTL	CSI_DATA[9]	WEIM_DATA[9]	GPI03 IO22	BT_CFG[25]	SIM_M_HWRITE	USDHC2_DATA7
3.5,7 LCD_DATA14	J1.14	LCD_DATA[13]	SAI3_TX_BCLK	CA7_PLATFORM_TRACE[13]	CSI_DATA[21]	WEIM_DATA[5]	GPI03 IO18	BT_CFG[13]	SIM_M_HRESP	USDHC2_RESET
3.5,7 LCD_DATA12	J1.16	LCD_DATA[14]	SAI3_RX_DATA	CA7_PLATFORM_TRACE[14]	CSI_DATA[22]	WEIM_DATA[6]	GPI03 IO19	BT_CFG[14]	SIM_M_HSIZ[0]	USDHC2_DATA4
3.4,7 LCD_DATA8	J1.18	LCD_DATA[12]	SAI3_TX_SYNC	CA7_PLATFORM_TRACE[12]	CSI_DATA[20]	WEIM_DATA[4]	GPI03 IO17	BT_CFG[12]	SIM_M_HREADYOUT	ECSP11_RDY
3.4,7 LCD_DATA6	J1.20	LCD_DATA[8]	SPDIF_IN	CA7_PLATFORM_TRACE[8]	CSI_DATA[16]	WEIM_DATA[0]	GPI03 IO13	BT_CFG[8]	SIM_M_HPROT[0]	CAN1_TX
3.5,7 LCD_DATA5	J1.22	LCD_DATA[9]	SAI3_MCLK	CA7_PLATFORM_TRACE[9]	CSI_DATA[17]	WEIM_DATA[1]	GPI03 IO14	BT_CFG[9]	SIM_M_HPROT[1]	CAN1_RX
3.5,7 LCD_DATA4	J1.26	LCD_DATA[4]	UART8_CTS	CA7_PLATFORM_TRACE[4]	ENET2_1588_EVENT2_IN	SPDIF_SR_CLK	GPI03 IO9	BT_CFG[4]	SIM_M_HBURST[0]	SAI1_TX_DATA
3.5,7 LCD_DATA3	J1.28	LCD_DATA[5]	UART8_RTS	CA7_PLATFORM_TRACE[5]	ENET2_1588_EVENT2_OUT	SPDIF_OUT	GPI03 IO10	BT_CFG[5]	SIM_M_HBURST[1]	ECSP11_SS1
3.5,7 LCD_DATA2	J1.30	LCD_DATA[6]	UART7_CTS	CA7_PLATFORM_TRACE[6]	ENET2_1588_EVENT3_IN	SPDIF_OUT	GPI03 IO11	BT_CFG[6]	SIM_M_HBURST[2]	ECSP11_SS2
3.4 ETH2_RX_EN	J1.31	ENET2_RX_EN	UART7_TX	SIM1_PORT0_RST	I2C4_SCL	WEIM_ADDR[26]	GPI02 IO10	KPP_ROW[5]	<ALT7>	ANATOP_ENET_REF_CLK_25M
3.5,7 LCD_DATA19	J1.32	LCD_DATA[19]	PWM6_OUT	GLOBAL_WDOG	CSI_DATA[11]	WEIM_DATA[11]	GPI03 IO24	BT_CFG[27]	TPSMF_HDATA_DIR	USDHC2_CLK
3.5,7 LCD_DATA23	J1.33	LCD_DATA[23]	MOS_LEFT	ECSP11_MISO	CSI_DATA[15]	WEIM_DATA[15]	GPI03 IO28	BT_CFG[31]	TPSMF_HDATA[1]	USDHC2_DATA3
3.4 ETH2_TDATAB1	J1.34	LCD_DATA[15]	SAI3_TX_DATA	CA7_PLATFORM_TRACE[15]	CSI_DATA[23]	WEIM_DATA[7]	GPI03 IO20	BT_CFG[15]	SIM_M_HSIZ[1]	USDHC2_DATA5
3.4 ETH2_TDATAB0	J1.35	ENET2_TDATAB[1]	UART8_TX	SIM2_PORT0_TRXD	ECSP14_SCLK	WEIM_EB_B[3]	GPI02 IO12	KPP_ROW[6]	<ALT7>	USB_OTG2_PWR
3.4 ETH2_RDATAB0	J1.37	ENET2_RDATAB[0]	UART6_TX	SIM1_PORT0_TRXD	I2C3_SCL	ENET1_MDIO	GPI02 IO8	KPP_ROW[4]	<ALT7>	USB_OTG1_PWR
3.4 ETH2_RDATAB1	J1.38	LCD_DATA[11]	PWM2_OUT	CA7_PLATFORM_TRACE[11]	ENET1_1588_EVENT2_OUT	I2C3_SCL	GPI03 IO6	BT_CFG[11]	SIM_M_HADDR[29]	SAI1_TX_SYNC
3.5,7 LCD_DATA3	J1.40	LCD_DATA[3]	PWM4_OUT	CA7_PLATFORM_TRACE[3]	ENET1_1588_EVENT3_OUT	I2C4_SCL	GPI03 IO8	BT_CFG[3]	SIM_M_HADDR[31]	SAI1_RX_DATA
3.5,7 LCD_DATA7	J1.42	LCD_DATA[7]	UART7_RTS	CA7_PLATFORM_TRACE[7]	ENET2_1588_EVENT3_OUT	SPDIF_EXT_CLK	GPI03 IO12	BT_CFG[7]	SIM_M_HMASTLOCK	ECSP11_SS3
3.4 ETH2_TDATAB0	J1.43	ENET2_TDATAB[0]	UART7_RX	SIM1_PORT0_SEVEN	I2C4_SDA	WEIM_EB_B[2]	GPI02 IO11	KPP_COL[5]	<ALT7>	ANATOP_24M_OUT
3.5,7 LCD_DATA0	J1.44	LCD_DATA[0]	PWM1_OUT	CA7_PLATFORM_TRACE[0]	ENET1_1588_EVENT2_IN	I2C3_SDA	GPI03 IO5	BT_CFG[0]	SIM_M_HADDR[28]	SAI1_MCLK
3.4 ETH2_TX_EN	J1.45	ENET2_TX_EN	UART8_RX	SIM2_PORT0_CLK	ECSP14_MOSI	WEIM_ACLK_FREERUN	GPI02 IO13	KPP_COL[6]	SIM_M_HADDR[20]	USB_OTG2_OC
3.5,7 LCD_DATA10	J1.46	LCD_DATA[10]	SAI3_RX_SYNC	CA7_PLATFORM_TRACE[10]	CSI_DATA[18]	WEIM_DATA[2]	GPI03 IO15	BT_CFG[10]	SIM_M_HPROT[2]	CAN2_TX
3.5,7 LCD_DATA21	J1.47	LCD_DATA[21]	UART8_RX	ECSP11_SS0	CSI_DATA[13]	WEIM_DATA[13]	GPI03 IO26	BT_CFG[29]	TPSMF_HDATA[1]	USDHC2_DATA1
3.5 LCD_CLK	J1.49	LCD_CLK	LCD_WR_RWN	UART4_TX	SAI3_MCLK	WEIM_CS2	GPI03 IO0	OCOTP_CTRL_WRAPPER_FUSE_LATCHED	SIM_M_HADDR[23]	WDG01_WDOG_RST_DEB
3.5 LCD_ENABLE	J1.50	LCD_ENABLE	LCD_RD_E	UART4_RX	SAI3_TX_SYNC	WEIM_CS3	GPI03 IO1	ANATOP_TEST[0]	SIM_M_HADDR[24]	ECSP12_RDY
3.5 LCD_VSYN	J1.51	TAMPER[5]	<ALT1>	UART4_RTS	SAI3_RX_DATA	<ALT4>	GPI03 IO5	<ALT6>	<ALT7>	CAN2_RX
3.5 LCD_VSYN	J1.52	LCD_VSYN	LCD_BUSY	UART4_CTS	SAI3_TX_BCLK	WDG03_WDOG_RST_DEB	GPI03 IO3	ANATOP_TEST[2]	SIM_M_HADDR[26]	ECSP12_SS2
3.5 LCD_VSYN	J1.54	LCD_VSYN	LCD_RS	SIM2_PORT0_SEVEN	ECSP14_SSD	GLOBAL_WDOG	GPI03 IO21	ANATOP_TEST[1]	SIM_M_HADDR[25]	ECSP12_SS1
3.4 ETH2_RX_ER	J1.55	ENET2_RX_ER	UART8_RTS	LCD_CS	CA7_PLATFORM_EVENT1	SAI3_TX_DATA	GPI02 IO15	KPP_COL[7]	<ALT7>	GLOBAL_WDOG
3.5 LCD_RESET	J1.56	LCD_RESET	LCD_CS	CA7_PLATFORM_EVENT1	SIM2_PORT0_RST	ECSP14_MISO	GPI02 IO14	KPP_ROW[7]	SIM_M_HADDR[27]	ECSP12_SS3
3.4 ETH2_TX_CLK	J1.57	ENET2_TX_CLK	UART8_CTS	OSPIA_DATA[2]	OSPIA_DATA[2]	ANATOP_ENET_REF_CLK2	GPI02 IO14	KPP_ROW[7]	SIM_M_HADDR[21]	ANATOP_OTG2_ID
3.4 NAND_CE1_B	J1.58	RAWNAND_CE1	USDHC1_DATA6	SIM1_PORT0_PD	CSI_DATA[1]	WEIM_ADDR[18]	GPI04 IO14	ANATOP_TEST[0]	TPSMF_HDATA[16]	UART3_CTS
3.4 UART3_RX	J1.59	UART3_RX	ENET2_RDATAB[2]	SIM2_PORT0_PD	CSI_DATA[1]	WEIM_ADDR[18]	GPI01 IO24	ANATOP_USBPHY1_TST1_TX_DP	TPSMF_HDATA[16]	ANATOP_OTG1_ID
3.4 UART3_TX	J1.61	UART3_TX	ENET2_RDATAB[3]	OSPIA_SS0	OSPIA_SS0	WEIM_WAIT	GPI01 IO25	ANATOP_USBPHY1_TST1_TX_EN	SIM_M_HADDR[0]	EPI11_OUT
3.4 NAND_DQS	J1.62	RAWNAND_DQS	CSI_FIELD	RAWNAND_CE3	RAWNAND_CE3	WEIM_WAIT	GPI04 IO16	SDMA_EXT_EVENT[1]	TPSMF_HDATA[17]	SPDIF_EXT_CLK
3.6 SD1_DATA[3]	J1.64	CSI_PIXCLK	USDHC2_WP	SAI2_TX_DATA	CAN2_RX	WEIM_ADDR[25]	GPI02 IO18	SNVS_HP_WRAPPER_VIO_5	TPSMF_HDATA[21]	UART6_RX
3.6 SD1_DATA[2]	J1.65	USDHC1_DATA3	GP12_CAPTURE2	CAN1_TX	CSI_DATA[10]	ENET1_1588_EVENT1_IN	GPI01 IO26	ANATOP_USBPHY1_TST1_TX_HZ	OBSERVE_MUX_OUT[4]	ANATOP_OTG2_ID
3.4 UART3_CTS_B	J1.67	UART3_CTS	ENET2_RX_CLK	CAN1_TX	CAN1_TX	WEIM_ADDR[21]	GPI02 IO18	CMC_OUT1	SIM_M_HADDR[1]	EPI2_OUT
3.6 SD1_DATA0	J1.68	USDHC1_DATA0	GP12_COMPARE3	SAI2_TX_SYNC	CAN1_TX	ENET1_1588_EVENT1_OUT	GPI01 IO27	ANATOP_USBPHY2_TSTO_RX_HS_RXD	OBSERVE_MUX_OUT[1]	ANATOP_OTG1_ID
3.4 UART3_RTS_B	J1.69	UART3_RTS	ENET2_TX_ER	CAN1_RX	CSI_DATA[15]	CSU_CSU_INT_DEB	GPI01 IO31	ANATOP_USBPHY2_TSTO_RX_DISCON_DET	SIM_M_HADDR[6]	WDG01_WDOG
3.4,5,7 I2C2_SDA	J1.71	UART5_RX	ENET2_COL	I2C2_SDA	CA7_PLATFORM_TRACE[11]	WEIM_DATA[3]	GPI03 IO16	BT_CFG[11]	SIM_M_HPROT[3]	ECSP12_MISO
3.5,7 LCD_DATA11	J1.73	LCD_DATA[11]	SAI3_RX_BCLK	GP12_CAPTURE2	SIM1_PORT1_PD	WEIM_ADDR[22]	GPI03 IO17	CMC_OUT2	SIM_M_HPROT[3]	CAN2_RX
3.6 SD1_DATA1	J1.74	USDHC1_DATA1	GP12_CAPTURE1	RAWNAND_CE2	RAWNAND_CE2	I2C1_SCL	GPI02 IO19	CMC_OUT2	OBSERVE_MUX_OUT[2]	USB_OTG2_PWR
3.5,7 LCD_DATA2	J1.75	LCD_DATA[2]	PWM3_OUT	SAI2_RX_DATA	CAN2_TX	WEIM_CS0	GPI04 IO17	SNVS_HP_WRAPPER_VIO_5_CTL	TPSMF_HDATA[20]	UART6_TX
3.4 GP104_17	J1.76	CSI_MCLK	USDHC2_CD	SIM1_PORT1_RST	ECSP12_SCLK	SPDIF_OUT	GPI04 IO20	CMC_CLKO1	OBSERVE_MUX_OUT[3]	UART6_OC
3.6 SD1_DATA2	J1.78	USDHC1_DATA2	GP12_CAPTURE1	SAI2_RX_SYNC	SAI2_RX_SYNC	WEIM_ADDR[20]	GPI02 IO16	SDMA_EXT_EVENT[0]	TPSMF_HDATA[18]	USB_OTG1_PWR
3.6 SD1_CMD	J1.82	USDHC1_CMD	GP12_COMPARE1	SAI2_MCLK	SIM1_PORT1_PD	WEIM_LBA	GPI02 IO17	CMC_OUT0	OBSERVE_MUX_OUT[0]	USB_OTG1_PWR
3.6 SD1_CLK	J1.83	USDHC1_CLK	GP12_COMPARE2	SIM1_PORT1_PD	ECSP12_MISO	WEIM_AD[1]	GPI04 IO20	FWM6_OUT	TPSMF_HDATA[25]	UART6_CTS
3.6 GP104_20	J1.85	CSI_HSYN	USDHC2_CMD	SIM1_PORT1_PD	ECSP12_MISO	WEIM_AD[1]	GPI04 IO21	SAI1_RX_BCLK	<ALT7>	UART6_CTS
3.4 GP104_24	J1.87	CSI_DATA[5]	USDHC2_DATA3	SIM1_PORT1_PD	ECSP12_MISO	WEIM_AD[1]	GPI04 IO22	SAI1_MCLK	TPSMF_HDATA[25]	UART5_RX
3.6 GP104_22	J1.88	SD1_CLK	USDHC2_DATA1	SIM1_PORT1_SEVEN	ECSP12_SS0	WEIM_AD[1]	GPI04 IO22	SAI1_MCLK	TPSMF_HDATA[25]	UART5_RX
3.6 SD_CARD_DET_N	J1.89	SD1_VSYN	USDHC2_CLK	SIM1_PORT1_CLK	I2C2_SDA	WEIM_RW	GPI04 IO19	FWM7_OUT	TPSMF_HDATA[22]	UART5_RTS
3.4 GP104_23	J1.90	CSI_DATA[4]	USDHC2_DATA2	SIM1_PORT1_TRXD	ECSP12_MOSI	WEIM_AD[2]	GPI04 IO23	SAI1_RX_SYNC	TPSMF_HDATA[26]	UART5_RTS



File

08. PIN MUX J1

Size

A3

Document Number

Project

Rev

1.23A

Designer

Leonid S.

Approved By

Date

Wednesday, July 26, 2017

Sheet


8

of

9

09. PIN MUX J2

Pin#	Alt0	Alt1	Alt2	Alt3	Alt4	Alt5	Alt6	Alt7	Alt8
3.4 ETH2_RST	U221 MD0	GP12 CLK	SPDIF OUT	ANATOP ENET REF CLK 25M	CCM PMIC_RDY	GPIO1 IO10	SDMA EXT_EVENT[0]	<ALT7>	<ALT8>
3.4 I2C1_SDA	U222 UART4_RX	ENET2_TD0ATA[3]	I2C1_SDA	CSI DATA[13]	CSU CSU_ALARM_AUT[1]	GPIO1 IO29	ANATOP USBPHY2_TSTO_PLL_CLK20DIV	SIM_M_HADDR[4]	ECSP12_SS0
3.4 I2C1_SCL	U224 UART4_TX	ENET2_TD0ATA[2]	I2C1_SCL	CSI DATA[12]	CSU CSU_ALARM_AUT[2]	GPIO1 IO28	ANATOP USBPHY1_TSTO_PLL_CLK20DIV	SIM_M_HADDR[3]	ECSP12_SCLK
3.4 WDOG1_B	U225 PWM1_OUT	WDOG1_WDOG	SPDIF_OUT	CSI_VSYNC	USDH2_VSELECT	GPIO1 IO8	CCM_PMIC_RDY	ECSP12_TESTER_TRIGGER	UART5_RTS
3.4 GPIO1_5	U227 ANATOP_ENET_REF_CLK2	PWM4_OUT	ANATOP_OTG2_ID	CSI_FIELD	USDH2_VSELECT	GPIO1 IO5	ENET2_1588_EVENT0_OUT	CCM_PLL3_BYP	UART5_RX
3.4.5 OSC32K_OUT	U228 I2C1_SDA	GP11_COMPARE3	USB_OTG2_OC	OSC32K_32K_OUT	USDH2_CD	GPIO1 IO3	CCM_DIO_EXT_CLK	TESTER_ACK	UART1_RX
3.4 AUD_TX_SYNC	U230 CSI_DATA[6]	USDH2_DATA4	SIM2_PORT1_CLK	ECSP11_SCLK	WEIM_AD[4]	GPIO4 IO25	SA11_TX_SYNC	TPSMP_HDATA[28]	USDH21_WP
3.4.7 BOOT	U231 BOOT_MODE[1]	<ALT1>	<ALT2>	<ALT3>	<ALT4>	GPIO5 IO11	<ALT6>	<ALT7>	<ALT8>
3.4 AUD_TX_BCLK	U232 CSI_DATA[7]	USDH2_DATA5	SIM2_PORT1_RST	ECSP11_SS0	WEIM_AD[5]	GPIO4 IO26	SA11_TX_BCLK	TPSMP_HDATA[29]	USDH21_CD
3.4 AUD_TX_DATA	U233 BOOT_MODE[0]	<ALT1>	<ALT2>	<ALT3>	<ALT4>	GPIO5 IO10	<ALT6>	<ALT7>	<ALT8>
3.7 GPIO5	U236 CSI_DATA[9]	USDH2_DATA7	SIM2_PORT1_TRXD	ECSP11_MISO	WEIM_AD[7]	GPIO4 IO28	SA11_TX_DATA	TPSMP_HDATA[31]	USDH21_VSELECT
3.4 AUD_RX_DATA	U237 TAMPER[7]	<ALT1>	<ALT2>	<ALT3>	<ALT4>	GPIO5 IO7	<ALT6>	<ALT7>	<ALT8>
3.4 GPIO5_8	U238 CSI_DATA[8]	USDH2_DATA6	SIM2_PORT1_SVEN	ECSP11_MOSI	WEIM_AD[6]	GPIO4 IO27	SA11_RX_DATA	TPSMP_HDATA[30]	USDH21_RESET
3.4 GPIO5_9	U239 TAMPER[8]	<ALT1>	<ALT2>	<ALT3>	<ALT4>	GPIO5 IO8	<ALT6>	<ALT7>	<ALT8>
3.4 GPIO1_9	U242 PWM2_OUT	GLOBAL_WDOG	SPDIF_IN	CSI_HSYNC	USDH2_RESET	GPIO1 IO9	USDH21_RESET	ECSP13_TESTER_TRIGGER	UART5_CTS
3.4.5 GPIO1_1	U244 I2C2_SDA	GP11_COMPARE1	USB_OTG1_OC	ANATOP_ENET_REF_CLK2	MOS_LEFT	GPIO1 IO1	ENET1_1588_EVENT0_OUT	EARLY_RESET	WDOG1_WDOG
3.4.5 GPIO1_2	U248 I2C1_SCL	GP11_COMPARE2	USB_OTG2_PWR	ANATOP_ENET_REF_CLK_25M	USDH21_WP	GPIO1 IO2	SDMA_EXT_EVENT[0]	ANY_PU_RESET	UART1_TX
3.4 GPIO5_2	U249 TAMPER[9]	<ALT1>	<ALT2>	<ALT3>	<ALT4>	GPIO5 IO9	<ALT6>	<ALT7>	<ALT8>
3.6 DEBUG_UART1_RTS_B	U251 UART1_RTS	ENET1_TX_ER	USDH21_CD	ENET2_1588_EVENT1_OUT	USDH21_RESET	GPIO1 IO19	ANATOP_USBPHY1_TSTO_RX_SQUELCH	OSPI_TESTER_TRIGGER	USDH22_CD
3.4.5 GPIO1	U252 ANATOP_ENET_REF_CLK1	PWM3_OUT	USB_OTG1_PWR	ANATOP_24M_OUT	USDH21_RESET	GPIO1 IO4	ENET2_1588_EVENT0_IN	CCM_PLL2_BYP	UART5_TX
3.4 AUD_MCLK	U254 TMS	GP12_CAPTURE1	SAI2_MCLK	CCM_CLKO1	CCM_WAIT	GPIO1 IO11	SDMA_EXT_EVENT[1]	<ALT7>	EPIT1_OUT
3.6 DEBUG_UART1_TX	U256 UART1_TX	ENET1_RDATA[2]	I2C3_SCL	CSI_DATA[2]	GP11_COMPARE1	GPIO1 IO16	ANATOP_USBPHY1_TST1_TX_LS_MODE	ECSP14_TESTER_TRIGGER	SPDIF_OUT
3.6 DEBUG_UART1_CTS_B	U257 UART1_CTS	ENET1_RX_CLK	USDH21_WP	CSI_DATA[4]	ENET2_1588_EVENT1_IN	GPIO1 IO18	ANATOP_USBPHY1_TST1_TX_DN	USDH22_TESTER_TRIGGER	USDH22_WP
3.6 DEBUG_UART1_RX	U259 UART1_RX	ENET1_RDATA[3]	I2C3_SDA	CSI_DATA[3]	GP11_CLK	GPIO1 IO17	ANATOP_USBPHY1_TST1_TX_HS_MODE	USDH21_TESTER_TRIGGER	SPDIF_IN
3.6 GPIO1_1	U260 I2C2_SCL	GP11_CAPTURE1	ANATOP_OTG1_ID	ANATOP_ENET_REF_CLK1	MOS_RIGHT	GPIO1 IO0	ENET1_1588_EVENT0_IN	SYSTEM_RESET	WDOG3_WDOG
3.4 NAND_CLE	U261 RAWNAND_CLE	USDH21_DATA7	OSPIA_DATA[3]	ECSP13_MISO	WEIM_ADDR[16]	GPIO4 IO15	ANATOP_TESTQ[15]	TPSMP_HDATA[19]	UART3_RTS
3.4 NAND_CLE	U262 ENET1_TX_CLK	PWM7_OUT	CSL_DATA[22]	ANATOP_ENET_REF_CLK1	ENET2_1588_EVENT1_IN	GPIO2 IO8	KPP_ROW[3]	SIM_M_HADDR[13]	GP11_CLK
3.4 NAND_WP_B	U263 RAWNAND_WP	USDH21_RESET	<ALT1>	OSPIA_SCLK	PWMA_OUT	GPIO4 IO11	ANATOP_TESTQ[11]	TPSMP_HDATA[13]	ECSP13_RDY
3.4 GPIO5	U264 TAMPER[1]	<ALT1>	<ALT2>	<ALT3>	<ALT4>	GPIO5 IO11	<ALT6>	<ALT7>	<ALT8>
3.4 ETH1_RDATA	U265 ENET1_RDATA[0]	UART4_RTS	PWM1_OUT	CSI_DATA[16]	CAN1_TX	GPIO2 IO0	KPP_ROW[0]	SIM_M_HADDR[7]	USDH21_LCTL
3.4 ETH1_TX_SYNC	U267 TDO	GP12_CAPTURE2	SAI2_TX_SYNC	CCM_CLKO2	CCM_STOP	GPIO1 IO12	MOS_RIGHT	<ALT7>	EPIT2_OUT
3.4 BT_AUD_TX_SYNC	U268 UART5_TX	ENET2_CRS	I2C2_SCL	CSI_DATA[14]	CSU_CSU_ALARM_AUT[0]	GPIO1 IO30	ANATOP_USBPHY2_TSTO_RX_SQUELCH	SIM_M_HADDR[5]	ECSP12_MOSI
3.4.5,7 I2C2_SCL	U269 TD1	GP12_COMPARE1	SAI2_TX_BCLK	CCM_OUT0	PWMB_OUT	GPIO1 IO13	MOS_LEFT	<ALT7>	SIM1_POWER_FAIL
3.4 BT_AUD_TX_BCLK	U270 TCK	GP12_COMPARE2	SAI2_RX_DATA	CCM_OUT1	PWM7_OUT	GPIO1 IO14	OSC32K_32K_OUT	SIM2_POWER_FAIL	SIM2_POWER_FAIL
3.4 ETH1_RDATA	U272 ENET1_RDATA[1]	UART4_CTS	PWM2_OUT	CSI_DATA[17]	CAN1_RX	GPIO2 IO1	KPP_COL[0]	SIM_M_HADDR[8]	USDH22_LCTL
3.4 BT_AUD_TX_DATA	U273 TRSTB	GP12_COMPARE3	SAI2_TX_DATA	CCM_OUT2	PWMB_OUT	GPIO1 IO15	ANATOP_24M_OUT	<ALT7>	CAAM_WRAPPER_RING_OSC_OBS
3.4 ETH1_TX_ER	U274 ENET1_TX_EN	UART6_RTS	PWMB_OUT	CSI_DATA[21]	ENET2_MDC	GPIO2 IO5	KPP_COL[2]	SIM_M_HADDR[12]	WDOG2_WDOG_RST_DEB
3.4 MDIO	U275 ENET1_MDIO	ENET2_MDIO	USB_OTG_PWR_WAKE	CSI_MCLK	USDH22_WP	GPIO1 IO6	CCM_WAIT	UART1_CTS	CCM_REF_EN
3.4 ETH1_RX_ER	U276 ENET1_RX_EN	UART5_RTS	OSC32K_32K_OUT	CSI_DATA[18]	CAN2_TX	GPIO2 IO2	KPP_ROW[1]	SIM_M_HADDR[9]	USDH21_VSELECT
3.4 ETH1_TDATA	U278 ENET1_TDATA[0]	UART5_CTS	USB_OTG_HOST_MODE	CSI_DATA[19]	CAN2_RX	GPIO2 IO3	KPP_COL[1]	SIM_M_HADDR[10]	USDH22_VSELECT
3.4 MDIO	U279 ENET1_MDC	ENET2_MDC	CSI_RXCLK	CSI_DATA[20]	ENET2_MDIO	GPIO1 IO7	CCM_STOP	ECSP11_TESTER_TRIGGER	UART1_RTS
3.4 ETH1_TDATA	U280 ENET1_TDATA[1]	UART6_CTS	PWMB_OUT	CSI_DATA[20]	ENET2_MDIO	GPIO2 IO4	KPP_ROW[2]	SIM_M_HADDR[11]	WDOG1_WDOG_RST_DEB
3.4 BT_UART_TX	U284 UART2_TX	ENET1_TDATA[2]	I2C4_SCL	CSI_DATA[6]	GP11_CAPTURE1	GPIO1 IO20	ANATOP_USBPHY1_TSTO_RX_DISCON_DET	RAWNAND_TESTER_TRIGGER	ECSP13_SS0
3.4 BT_UART_RX	U286 UART2_RX	ENET1_TDATA[3]	I2C4_SDA	CSI_DATA[7]	GP11_CAPTURE2	GPIO1 IO21	ANATOP_USBPHY1_TSTO_RX_HS_RXD	DONE	ECSP13_SCLK
3.4 ETH1_RX_ER	U287 ENET1_RX_ER	UART7_RTS	PWMB_OUT	CSI_DATA[23]	WEIM_CRE	GPIO2 IO7	KPP_COL[3]	SIM_M_HADDR[14]	GP11_CAPTURE2
3.4 BT_UART_CTS_B	U288 UART2_CTS	ENET1_CRS	CAN2_TX	CSI_DATA[8]	GP11_COMPARE2	GPIO1 IO22	ANATOP_USBPHY2_TSTO_RX_FS_RXD	DE	ECSP13_MOSI
3.4 NAND_READY_B	U289 RAWNAND_READY	USDH21_DATA4	OSPIA_DATA[0]	ECSP13_SS0	WEIM_CS1	GPIO4 IO12	ANATOP_TESTQ[12]	TPSMP_HDATA[14]	UART5_TX
3.4 BT_UART_RTS_B	U290 UART2_RTS	ENET1_SCL	CAN2_RX	CSI_DATA[9]	GP11_COMPARE3	GPIO1 IO23	ANATOP_USBPHY1_TSTO_RX_FS_RXD	FAIL	ECSP13_MISO



Title

09. PIN MUX J2

Size A3

Document Number

Project

Rev 1.23A

Designer: Leonid S.

Approved By:

Date: Wednesday, July 26, 2017

Sheet 9 of 9