## VAR-DT8MCustomBoard



## CONTENT

PAGE NO.	SCHEMATIC PAGE
02A.	BLOCK DIAGRAM - DART-MX8M
02B.	BLOCK DIAGRAM - DART-MX8M-MINI
02C.	BLOCK DIAGRAM - DART-MX8M-PLUS
03A.	DART-MX8M
03B.	DART-MX8M-MINI
03C.	DART-MX8M-PLUS
04.	POWER, RTC, BOARDID
05.	ETH, USD, AUDIO,MIPI-CSI
06.	HDMI, DP
07.	PCIE, NAND, UART DBG
08.	USB C OTG, USB HOST
09.	LVDS, TOUCH, JTAG, GP SWS
10.	HEADERS, MECHANICS
11.	BOOT CONFIG & MODE
12.	PINMUX J1 & J2 & J3
13.	CAN FD INTERFACE


## Disclaimer:


SchematicS are for reference only. Variscite LTD provides no warranty for the use of these schematics. Schematics are subject to change without notice.


## Revision History


Document	Carrier	Description
1.0	1.0	INITIAL
1.1	1.1	1st Release
1.2	1.2	Schottky_SSMINI - Replace symbol (swapped pin 1 and 2 to match silk) e.g. D1 DART_J1.31 - Update connector for NVCC_ENET pin R110 - Assemble for PMIC_ON_REQ to go low for >130ms BASE_PER_3V8 - feedback taken from SOM_VBAT (close to SOM) -Rev1.1. add on wire R159 and R156 - Remove to allow FPF2193 auto restart R176 - Replaced to 17.8K to allow for 5.4V power supply C157 - Added on input power eFUSE - filter glitches R65 - Remove - Part of boot config - not required. Open Solder mask and add thermal pad under SOM
1.3	1.3	Added support for Basler MIPI-CSI camera DP - Align with NXP reference design DART-MX8M-MINI notes/block diagram and symbol added. Added CAN-FD to SPI bridge circuitry
1.4	1.3A	Limit DMIC_DATA to 1.8V swing using a voltage divider Overdriving DMIC_DATA (>1.8V) (applicable only when recording DMIC input) will generate noise on Headphone output.
1.5	1.3B	Added DisplayPort connector J20 and remove disclaimer note
1.6	1.4	Fix Layout for DMIC_DATA voltage divider Add page 13. to Content list
1.7	1.4	Correct DART-MX8M and DART-MX8M-MINI J2 symbols for pin names on J2.2 and J2.14; See Pinmux changes for HPLOUT & DMIC_CLK nets.
1.8	1.4A	Modify U44 MCP2517FDT CAN-FD controller to MCP2518FDT due to previous NRND Added assembly note on page 13
1.9	1.4B	* C67 C76 updated - USB HUB Crystal capacitors  * C181 C182 updated CAN BUS Crytal capacitors  * PCIe RX caps replaced with 0 ohm resistors  * Update manufacturer PN for: U33 Q2 Q6  * Added U33 manufacturer PN status note.
2.0	1.4C	* DART-MX8MP Block Diagram & Connectors added  * HDMI AC coupling and level termination modified to fit iMX8M-Plus  - Note added on HDMI/DP page  * Add note in DART-MX8MP Connector page for:  - SAI1 and SAI5 pads voltage level  - PMIC_ON_REQ  * Add note for DART-MX8MP USB1_ID and USB2_ID usage in page 8.  * Add note for Reset Button functionality with DART-MX8M-PLUS-V1.0A engineering samples in page 9.  * Add note for DART-MX8MP boot configuration on page 11.
2.1	1.4D	Assemble R65 - required by DART-MX8MP-V1.1 powerup See note on page 5.









































	ALTO	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT IC	CB_FUNCTION		1
<b>₩</b>	NAND DATA00 NAND DATA01	QSPIA DATAO [QSPIA DATAO 1V8] QSPIA DATA1 [QSPIA DATA1 1V8] QSPIA DATA2 [QSPIA DATA2 1V8] QSPIA DATA3 [QSPIA DATA3 1V8] QSPIB DATAO []				GPIO3 IO06 [GPIO3 IO06 1V8] GPIO3 IO07 [GPIO3 IO07 1V8] GPIO3 IO08 [GPIO3 IO08 1V8] GPIO3 IO09 [GPIO3 IO09 1V8] GPIO3 IO10 []			(SOM used w/NAND) (SOM used w/NAND) (SOM used w/NAND) (SOM used w/NAND)	=	
<b>&gt;&gt;</b>	IAND DATA01 IAND DATA02 IAND DATA03 IAND DATA04 [NC]	GSPIA DATA3 GSPIA DATA3 1V8] GSPIB DATA0 []				GPIO3 IO09 [GPIO3 IO09 1V8] GPIO3_IO10 []			[SOM used w/NAND]	=	NOTE:
≫ N	IAND DATA05 [NC] IAND DATA06 [CLKIN2 1V8]	QSPIB DATA1 [] QSPIB DATA2 []				GPI03 IO11 [] GPI03 IO12 []				Ξ	1. NOTE CB_FUNCTION FOR "SOM used", WHICH MEANS SIGNAL USED ON S
N N	JAND DATA07 [CLKIN1 1V8] JAND CEO B	USPB DATAD [] USPB DATAT [] USPB DATAZ [] USPB DATAZ [] USPB DATAZ [] USPB SSO B USPB SSO B 1V8]				GPIO3 IO13 [] GPIO3 IO01 [GPIO3 IO01 1V8]			[SOM used w/NAND]	=	SOMS WITH OPTIONAL OREDERABLE CONFIGURATIONS.
<u>N</u>	IAND CE2 B [CLKOUT2 1V8]	QSPIB SS0 B [] QSPIA DQS [QSPIA DQS 1V8]				GPIO3 IO03 [] GPIO3 IO14 [GPIO3 IO14 1V8]			[SOM used w/NAND] [SOM used w/NAND]	=	PLEASE REFER TO SOM DATASHEET FOR FURTHER DETAILS.
<u> </u>	AND DATAGE (NC)  AND DATAGE (NC)  AND DATAGE (CLKN2 1 V8)  AND DATAGE (CLKN2 1 V8)  AND DATAGE (CLKN1 1 V8)  AND CAS (CLKN1 1 V8)					GPIO3 IO10 [GPIO3 IO00 1V8] GPIO3 IO17 [1				=	2. ALTO TO ALT6 DENOTE ALTERNATE FUNCTIONS OF SOC PINS WHEN USED
<u> </u>	AND RE B [GPIO1 IO07] VAND CLE ICLKOUT1 1V81	QSPIB DQS [ENET MDIO] QSPIB SCLK[]				GPI03 IO15 [] GPI03 IO05 []	[EXT_CLK4]		<cb function=""></cb>	=	
≫ N.	NAND READY B [NC] SD2 CLK					GPIO3 IO16[] GPIO2 IO13				=	3. ALT IC DENOTE AN ALTERNATE FUNCTION WHEN RELEVANT SOM ORDERAR
0 % Si	SD2 CLK SD2 DATA0 SD2 DATA1 SD2 DATA1 SD2 DATA2 SD2 DATA3 SD2 CMD					GPI02 IO15 GPI02 IO16					CONFIGURATION CHOOSEN.
	SD2 DATA2 SD2 DATA3					GPI02 IO17 GPI02 IO18				J1	FUNCTION GENERATED BY ALTERNATIVE IC WHEN USED.
						GPI02 IO14 GPI02 IO012			SD2 PWR CTRL	=	WHEN DESIGN WITH ALT IC - ALTO TO ALT6 CANNOT BE USED!
D20) S	DOZ RESET B  202 WP (SD DATA7)  NET 102  NET 102  NET 101  NET 102	ENET TX CLK INJENET REF CLK ROOT OUT				GPIO2 IO20 [GPIO2 IO09 1V8] GPIO1 IO19		ETH TRX0 N	3DZ_FWH_CIRL	=	4. GREEN NETS DENOTE PINS USED FOR BOOT CONFIGURATION DURING PO
<b>***</b>	NET_TD3 NET_TD0					GPI01 I018 GPI01 I021		ETH TRXO N ETH TRXO P ETH TRX1 N ETH TRX1 P ETH TRX2 N ETH TRX2 N ETH TRX2 N ETH TRX3 N ETH TRX3 N		=	CARE SHOULD BE GIVEN NOT TO DRIVE THESE LINES BEFORE RISE OF
<b>₩</b>	NET_RD1					GPIO1_IO20 GPIO1_IO27		ETH TRX1 P ETH TRX2 N		=	POR_B+1ms.
<b>***</b>	NET_RD3					GPIO1 IO26 GPIO1 IO29		ETH TRX2 P ETH TRX3 N		=	
NP XX	NET TX CTL	ENET TV ED				GPIO1 IO28 GPIO1 IO22		NC NC		=	DART-MX8M-Mini differences:
YP	NET RXC	ENET_TX_ER ENET_RX_ER				GPI01 I025 GPI01 I024		LED LINK10 100 LED LINK1000 LED ACT		=	
<b>~</b>	NET MDIO					GPI01 I017 GPI01 I016		CLD_AG1	SOM used w/"EC" SOM used w/"EC" SOM used w/"WBD" []	=	[ ] square brackets are related alternate function to MINI on:
<u> </u>	SPIO1 IO00 2C4 SCL 2C4 SDA	ENET PHY REF CLK ROOT OUT PWM2 OUT PWM1 OUT	PCIE1 CLKREQ B PCIE2 CLKREQ B[]			GP03 008 (GP03 009 V8) GP03 001 (GP03 009 V8) GP03 002 (GP03 009 V8) GP03 003 (GP03 009 V8)	EXT_CLK1		SOM used w/"WBD" []	=	Empty brackets means function removed.
<b>≪</b> ≫ 12	2C4_SDA	PWM1_OUT	PCIE2 CLKREQ B []			GPI05_I021					1 PATO ON PRO 1 PATO OMPAN PRO 1 POP P 1 PATO P 1
//_S	SAIS RXD	GPT1 COMPARE1	SAI5 RXD0			GPIO4 IO30		HPLOUT		_	1. PMIC_ON_REQ + PMIC_STBY_REQ + POR_B + ONOFF run @ 1.8V
<u>S</u> S. S.	SAB RXD SAB TXC SAB TXC SAB RXS SAB RXS SAB RXC SAB TXC SAB TXC SAB TXC SAB TXD SAB TXD	GPTI COMPARE1 GPTI COMPARE2 GPTI CAPTURE2 (GPTI CAPTURE2) GPTI CAPTURE2 (GPTI CLK) GPTI CAKTURE2 (GPTI CAPTURE2) GPTI COMPARE3 GPTI COMPARE3	SAI5 RXD2 SAI5 RXFS	[SAI3 RXD1]	[UART2_TXD]	GPIO4 IO30 GPIO5 IO00 GPIO4 IO28 GPIO4 IO28 GPIO4 IO29 GPIO5 IO31 GPIO5 IO01		HPLOUT HPROUT HPOUTFB LINEN1 LP LINEN1 RP DMIC CLK DMIC DATA		=	2. PCIe port 2 does not exist 3. MIPI-CSI port 2 does not exist
S S	SAB TXFS	GPT1 CAPTURE2 [GPT1 CLK] GPT1 CLK [GPT1 CAPTURE2]	SAI5 RXC SAI5 RXD1	[SAI3 TXD1]	[UART2 CTS B] [UART2 RXD]	GPIO4 IO29 GPIO4 IO31		LINEIN1 LP LINEIN1 RP		=	4. USB3.0 does not exist on port 1 and 2
S S	SAB MCLK	PWM4 OUT	SAI5 RXD0 SAI5 RXD2 SAI5 RXFS SAI5 RXC SAI5 RXD1 SAI5 RXD3 SAI5 MCLK			GFIOS IOUZ		DMIC DATA		=	5. HDMI does not exist
.≪-₽	ECSPI2 MOSI ECSPI2 MISO	UART4 TXD UART4 CTS B		-		GPI05 IO11 GPI05 IO12		<del></del>	SOM used w/"WBD" SOM used w/"WBD"	_	6. QSPIB does not exist
	CSPI2 MOSI CSPI2 MISO CSPI2 SCLK CSPI2 SS0 GPI01 IO02	UART4 TXD UART4 CTS B UART4 RXD UART4 RXD				GPIO5 IO11 GPIO5 IO12 GPIO5 IO10 GPIO5 IO13 [WDOG ANY]			SOM used w/"WBD" SOM used w/"WBD" SOM used w/"WBD" SOM used w/"WBD" WDOCO	Ξ	7. QSPIA exist only with eMMC on SOM and run @ 1.8V
		WDOG B		l				F	WDOGn	-	
≪ <u>} 12</u>	2C2 SDA 2C2 SCL	ENETI 1588 EVENTI OUT ENETI 1588 EVENTI IN				GPIO5 IO17 GPIO5 IO16				=	
<u>~ =</u>	CSPI1 SCLK					GPI05 I006				_	
<u>₩</u>	CSPI1 SCLK CSPI1 SS0 CSPI1 MISO CSPI1 MOSI	UART3 RXD UART3 RTS B UART3 CTS B UART3 TXD				GPIO5 IO06 GPIO5 IO09 GPIO5 IO08 GPIO5 IO07				=	
<u>≪_</u>	IARTI RVD					GPI05 I022				_	
<u>₩</u>	JARTI RXD JARTI TXD JARTE RXD JARTE TXD JARTE TXD JARTS RXD JARTS TXD	ECSPIS SCLK ECSPIS MOSI ECSPIS MISO ECSPIS SSO UARTI CTS B UARTI RTS B				GP105 IO22 GP105 IO23 GP105 IO24 GP105 IO24 GP105 IO25 GP105 IO26 GP105 IO27				=	
<b>₩</b>	JART2_TXD JART3_RXD	ECSPI3 SS0 UART1 CTS B				GPIO5 IO25 GPIO5 IO26				Ξ	
		UARTI RTS B				GPI05_I027				J2	
≪ Si	SALE MCLK SALE RIXES SALE RIXC SALE TIXES SALE TIXES SALE TIXE SALE TIXES	SAI5 MCLK SAI5 TXFS SAI5 TXC SAI5 TXC SAI5 TXC SAI5 TXC SAI5 TXD2 SAI5 TXD2 SAI5 TXD0	[SAI5_TXD1]	[SAI2_RXD1]	[UART1_TXD]	GPIO4 IO27 GPIO4 IO21 GPIO4 IO22 GPIO4 IO22 GPIO4 IO25 GPIO4 IO25 GPIO4 IO25				- 02	
S S	SAIZ TXFS	SAIS TXD1		[SAI2_TXD1]	[UART1 TXD] [UART1 RXD] [UART1 CTS B]	GPIO4 IO22 GPIO4 IO24 CPIO4 IO25				=	
<u> </u>	SAI2_RXD0	SAIS TXD0			[UART1_RTS_B]	GPI04_I023 GPI04_I028				_	
<u> </u>	SAIS MCLK SAIS RXFS	SAIT TXC SAIT TXD0	SAI4 MCLK[]			GPIO3 IO25 GPIO3 IO19				=	
Si Si	SAIS TXD0 SAIS MCLK SAIS HXFS SAIS HXC SAIS AXC	SAIT TXD1 SAIT TXD2			[PDM_CLK] [PDM_BIT0]	GPIO4 IO26 GPIO3 IO25 GPIO3 IO19 GPIO3 IO20 GPIO3 IO21				=	
S S	SAIS_RXD1 SAIS_RXD2	SAI1 TXD3 SAI1 TXD4	SAI1 TXFS SAI1 TXFS SAI1 TXFS SAI1 TXC	SAI5 TXFS SAI5 TXC SAI5 TXD0 [PDM CLK]	[PDM BIT1] [PDM BIT2] [PDM BIT3]	GPIO3 IO22 GPIO3 IO23				=	
4_IO20) S	SAIS RXD3 SAIT MCLK	SAIT TXD5 SAIS MCLK	SAI1 TXFS SAI1 TXC	SAI5 TXD0 [PDM_CLK]	[PDM_BIT3]	GPIO3 IO24 GPIO4 IO20			CSI P1 SYNC	=	
Si Si (1010)	SAII RXC	SAIS FIXE SAIS TXES				GPI04 I000 GPI04 I001			CSI DO SVINC	=	
IO10) S	SAIT TXC	SAIS TXC SAIS RXD0	[SAI1_TXD1]	IPDM BIT01		GPI04 I011 GPI04 I002	BOOT CFG00		CSI P1 OPT CSI BUF EN B	=	
IO11) Si 4 IO02) Si 4 IO03) Si 4 IO04) Si	SAIT RXD1 SAIT RXD2	SAI5 RXD1 SAI5 RXD2		[PDM_BIT0] [PDM_BIT1] [PDM_BIT2] [PDM_BIT3]		GPI04 I003 GPI04 I004	BOOT CFG01 BOOT CFG02		GP LED1/CSI P2 TRIG GP LED3	=	
4 1006) Si 4 1007) Si 4 1007) Si	SAII_RXD3 SAII_RXD4	SAI5 RXD3 SAI6 TXC	SAI6_RXC			GPI04_I005 GPI04_I006	BOOT_CFG03 BOOT_CFG04		CAPTOUCH RSTn SW_BACK	_	
4_IÖÖ7) \$\begin{align*} \text{Si} \\ S	AGE PRODO AGE PROD AGE PRODO AGE PROD AGE PR	SAE TICO SAE	SAI6 RXC SAI6 RXD0 SAI6 RXFS SAI1 TXFS	SAI1_RXFS SAI1_TXD4		GPCG DG2 GPCG DG3 GPC	BOOT CFG00 BOOT CFG01 BOOT CFG02 BOOT CFG03 BOOT CFG04 BOOT CFG06 BOOT CFG06 BOOT CFG06 BOOT CFG07		CSI P2 SYNC CSI P1 OPT CSI BUF EN B GP LED1/CSI P2 TRIG GP LED3 CAPTOLICH RSTin SW BACK POIG 1 RBT POIG 1 RBT SI P2 WREEN	=	
4_IO08) Si 4_IO09) Si 1_IO12) Si	SAIT TXD0 SAIT TXD1	SAIS TXD0 SAIS TXD1	JAII_IAFS	OMIT_TAD4		GPI04 I012 GPI04 I013	BOOT CFG08 BOOT CFG09		CSI P2 RST B SW HOME	Ξ	
-1013) <u>\$ \$</u>	SAIT TXD2 SAIT TXD3	SAI5 TXD2 SAI5 TXD3				GPIO4 IO14 GPIO4 IO15	BOOT CFG10 BOOT CFG11		GP LED2 SW VOLDN	=	
1 (016) S	SAIT_TXD4 SAIT_TXD5	SAI6 RXC SAI6 RXD0	SAI6_TXC SAI6_TXD0 SAI6_TXFS			GPIO4_IO16 GPIO4_IO17	BOOT CFG12 BOOT CFG13 BOOT CFG14 BOOT CFG15		CSI P1_TRIG GP_LED4	=	
1012  Si   1013  Si   1014  Si   1015  Si   1016  Si   1017  Si   1018  Si	SAII_TXD6 SAII_TXD7	SAI6 RXFS SAI6 MCLK	SAI6_TXFS	[PDM_CLK]		GPIO4_IO18 GPIO4_IO19	BOOT CFG14 BOOT CFG15		CSI PT PWHEN CSI PZ PWHEN CSI PZ PWHEN CSI PZ RST B SW HOME GP LED2 SW HOME CSI PT TNIC CS		
//			BOIES OLVOSO - :	,					·		
	JART4_TXD JART4_RXD	UART2 RTS B UART2 CTS B	PCIE2 CLKREQ B [ PCIE1 CLKREQ B	1		GPIO5 IO29 GPIO5 IO28			CSI P2 OPT CSI P1 RST B	=	
≫ Si	SPDIF RX SPDIF TX SPDIF EXT CLK	PWM2 OUT PWM3 OUT PWM1 OUT		-		GPIO5 IO04 GPIO5 IO03 GPIO5 IO05				-	
									SOM used w/"WBD"	=	
≪ <u>} 12</u>	2C3 SDA 2C3 SCL	PWM3_OUT PWM4_OUT	GPT3_CLK GPT2_CLK			GPIO5 IO19 GPIO5 IO18			SOM Shared	_	
	SPIO1 IO01 SPIO1 IO03	PWM1_OUT				REF_CLK_24M	EXT CLK2		LVDS PWM RES TOUCH PENRO HDM SW GPU SEL CAN INT B SOM used w'WBD' [] USBI TYPEC INTO COM ST TYPEC INTO CAP TOUCH INTO RTC IRON RTC IRON	_	
	SPIO1 1003	OUDITOT VOLLEGY					XTAL_OK[] EXT_CLK3		HES TOUCH PENIRON HDMI SW GPU SEL		
<u>% ë</u>	PROT 1005 SPIO1 1006 SPIO1 1008 SPIO1 1010 SPIO1 1011 SPIO1 1011 SPIO1 1012 SPIO1 1013	M4 NMI [ENET1 MDC] ENET1 1588 EVENT0 IN USB1 07G ID USB2 07G ID USB2 07G ID USB1 07G PWR USB1 07G CC USB2 07G OMB		<b></b>		PMIC READY SD1_CD_B SD2_RESET_B	EAI_UENa		SOM used w/"WBD" []	=	
<u>8</u> 6	GPIO1 IO11 GPIO1 IO12	USB2 OTG ID USB1 OTG PWR				PMIC_READY[]			SOM used w/"LD" [] CAN CS B	=	
TG_OC)	SPIO1_IO13 SPIO1_IO14	USB1 OTG OC USB2 OTG PWR				PWM2_OUT PWM3_OUT	[CLKO1]		USB1_TYPEC_OCh CAP_TOUCH_INTn	=	
	SPIO1 IO14 SPIO1 IO15	USB2 OTG PWR USB2 OTG OC				PWM3 OUT PWM4 OUT	[CLKO1] CLKO2 [CLKO1]		RTC IRQn	J3	
-P <u>S D</u>	OSI TX2 P OSI TX2 N							LVDS2 CLK P LVDS2 CLK N		US	
-' <u>}</u>	OSI TXO P OSI TXO N							LVDS2 TX0 P LVDS2 TX0 N		=	
<u>}</u>	JSI IX1 P DSI TX1 N							LVDS2 TX1 P LVDS2 TX1 N		=	
P DD	SSI TX2 P SSI TX2 N SSI TX2 N SSI TX0 P SSI TX0 P SSI TX0 N SSI TX1 P SSI TX1 N SSI TX1 N SSI CLK P SSI CLK N SSI CLX N SSI TX3 N							LVDS2 CLK P LVDS2 CLK N LVDS2 TX0 P LVDS2 TX0 N LVDS2 TX1 P LVDS2 TX1 P LVDS2 TX2 P LVDS2 TX2 P LVDS2 TX2 P LVDS2 TX3 N		Ξ	
<u>₹</u>	OSI TX3 N							LVDS2 TX3 N		=	
S N	IC			-				LVDS1 CLK P LVDS1 CLK N LVDS1 TX0 P LVDS1 TX0 P LVDS1 TX0 N LVDS1 TX1 P LVDS1 TX1 N LVDS1 TX1 N LVDS1 TX2 P LVDS1 TX2 N LVDS1 TX2 N LVDS1 TX3 N		-	_ <b>V</b> arıscı
<u>}_N</u>	VC							LVDS1 TX0 P LVDS1 TX0 N			
N N	IC IC							LVDS1 TX1 P LVDS1 TX1 N		=	12. PINMUX J1 & J2 & J3
N N N	IC IC							LVDS1_TX2_P LVDS1_TX2_N			Size Document Number Project A2 VAR-DT8MCustom Board VAR-DT8MCustom
>> N	VC							LVDS1 TX3 P LVDS1 TX3 N		-	Designer: Date: Worknesday, December 23, 2020 Sheet 16

