## Question #1 . In real address mode, it stores the base address of assigned memory location (segment) In projected mode, it stores address to segment descriptor table which contains address information needed to access assigned memory (segment) (ii) Registers are built in to CPU & hance don't need to be fetched but data from memory has to be fetched by sending signals through control bus which consumes more clock ticks comparitively (iii) 1. Optimization in game development 2. Developing device drivers (iv) 1. The instruction pointer (IP) holds the address of the instruction to be executed. The address is placed on address bus & cry fetches the instruction from instruction queve. It then increments the instruction pointer 2. The CPU decodes the instruction by looking at its bit pattern it checks in the bit pattern whether it has operands. 3. If operands are involved, then OV fetches the operands from memory. 4. Next the ALU performs calculation and its executed then stored in operand. This process is co-ordinated by control bus & clock to ensure

flow of data in & out of ALU

(V) Machine cycle is the clock rate that is fed into the car instruction cycle is the amount of time it takes to execute a given instruction.

(Vi) Java source code is compiled into Java byte code (".c.1955") - a low level language. The bytecode is read by JVM (Java virtual machine) and converted into machine code.

Byte code is always the same on different 05 That makes java program as platform independent.

(VII) The first thing that happens when computer sees the ADD instruction is that it looks up the value in memory with the address 12FCBDIDH by sending the address through address bus & bringing the value stored through data bus into the ALU's input register. It then adds the value stored in AL to the ALU's value giving result which is finally sent back to memory (via data bus) and stored at the location 12FCBD10h.

motox

SIEMENS

( (iii)	Diegal
	contents of register cannot be assigned to constant value
(B)	Illegal
	MOVZX works only when the destination register is larger than
	the size of source as the instructions extends zeros but since the
	registers are of same size, it fails
(()	Iliegal
(0)	
	Since both the operands are not of the same size.
	Illegal
* * *	Because both the operands cannot be memory locations (one should be reg
(E)	Illegal
e e e	An immediate value cannot be incremented.
* x (*)	
* 2 *	
y 2 8	

	(ix);;;;		2	2.					, , , ,	20	, , , ,		, , , ,		20			.1	
	var	= word	"AB"	ABh	; 2	0 00	P(	10	DÚ	PC	'AB	"),	10	DU	P.C	ABI	n),	"AB	11
			W.											•				AB	h)
				2:	· ·	001	, J-Q	+'24	0+	2+1	2.			•				1	
											. ) .								
				4::	+ .	20 (	4!	4)										1	
				<u>-</u>	881	t : :													
																•			
	(A)																	:	
(	X) MOV	AX,	BFTAH						:	8 F	= 7	A :							
		AX,					٠			.7.1									
	CF =	1	OF =	· · ·		SF =	0			ZF	. =	0							
			***									• •							
	(B)	1 6 2	A 9 4													٠		, .	
	CF =	0	OF. =	0	S	F =	1.			ZF.	=	0.							
	a a c a		s , s		•	u o o													
,				0 4 9							•								
	0 6 0 0	0 6 8 9 0 5 8 6	6 6 C	9 9 E		6 9 9											٠		
	0 0 w 0																		

.

.

.

Question #3

I)

Include Irvine 32. Inc

. data

A BYTE 20

B. BYTE. 30

code

Main proc

MOV AL, A

MOV BL, B

MOV DL , AL

MOV BL, AL

MOV AL , DL

Call DumpRegs exit

main ENDP end main...

```
(II)
Include Irvine32.inc
. data
 X1 WORD 8,5,2,1,10,3,9,6,6,7,9,9,10,11,12,7,1,3,5,2
 X2 WORD 15,3,7,2, 1,5,6,3,2,1,9,10,2,1, 2,3,3,2,1,
. code
 Main Proc
      MOV esi, OFFSET X 1
     MOV edi , OFFSET x 2
     MOV ecx, 20d.
     Target:
          MOV dx, [esi]
          XCHG dx, [edi]
          Mov [esi], dx
          ADD esi, 2
          ADD edi, 2
          Loop Target
```

exit

main ENPP

end Main

. code main PROC MOV esi, offset MOV MOV Target: MOV MONSX ebx, ADD EDX inc Loop Target CALL DUMPREGS exit. Main ENDP end Main

(111)