CS220 Quiz#2

General instructions: Please write brief explanation for your answers. If you submit multiple times, your last submission will be used for grading. Please provide an email address below where your responses can be sent.

Email address *

mainakc@cse.iitk.ac.in

Your name *

Mainak Chaudhuri

Your roll number *

0

2/24/2021 CS220 Quiz#2

Q1. Consider a single-channel DIMM card with a 64-bit channel. The channel has four ranks. The DIMM card uses x4 chips and each chip has eight banks. If each bank has 16384 rows and 2048 columns, what is the total capacity of the DIMM card in bits? (1 point)

Total capacity = 4 bits per column x 2048 columns per row x 16384 rows per bank x 8 banks per chip x 16 chips per rank x four ranks per channel x one channel per DIMM card = 64Gb

Q2. Suppose the following five access requests have come to a particular bank of a DRAM module, where each request is listed as (row number, column number): (17, 41), (11, 41), (15, 9), (17, 30), (15, 30). Write down the sequence in which the requests must be sent to the bank such that it takes the minimum amount of time to complete all the requests. Initially, the bank is in the precharged state. (1 point)

Requests going to the same row should be served first before switching row. Therefore, one possible sequence is (17, 41), (17, 30), (11, 41), (15, 9), (15, 30).

Q3. An SRAM module with 8M rows and eight-bit width is implemented using eight ranks of 1K x 1024-bit SRAM chips. To get eight-bit output, the chips in one of the ranks are selected. Calculate the number of address bits used to generate the row address, column address, and chip select. (1 point)

There are 8 chips in a rank. Number of bits for row address = 10. Number of bits for column address = 10. Number of bits to generate chip select = 3 (to select one of the eight ranks).

2/24/2021 CS220 Quiz#2

Q4. A finite state machine (FSM) having 600 states is implemented using a state sequencer, a microcode ROM, and 25 dispatch ROMs. The FSM also has 13 next states that do not come from the dispatch ROMs and nor is it equal to (current state + 1). The FSM takes a nine-bit input. Compute the minimum width (in bits) of the microinstructions and the total size (in bits) of each dispatch ROM. (1+1 points)

The width of a microinstruction is same as the width of the microcode ROM. The width of the microcode ROM is same as the number of selection bits in the state selection multiplexer. There are 39 inputs to this multiplexer (25 from dispatch ROMs, 13 constants, and one from state sequencer). So, the width of a microinstruction is six bits. The dispatch ROM stores the next states of the branches. So, the width of one dispatch ROM entry is ten bits (log of 600). The number of dispatch ROM rows is 2ⁿ if there are n input bits. So, the total size of each dispatch ROM is 10x512 bits i.e., 5120 bits.

Q5. Write down the binary representation of the decimal fraction 20.6875 in normalized scientific notation. You can write x to the power of y as (x^y) . (1 point)

20.6875 = 10100.1011 = 1.01001011 x (2⁴)

This content is neither created nor endorsed by Google.

Google Forms