# Design: 4-to-2 encoder


# **Description**

In general an encoder is a device or process that converts data from one format to another. In Digital Logic, an encoder is a combinational circuit that performs the reverse operation of Decoder. It has maximum of 2^n input lines and 'n' output lines, hence it encodes the information from 2^n inputs into an n-bit code. It will produce a binary code equivalent to the input, which is active High. Therefore, the encoder encodes 2^n input lines with 'n' bits. A 4 to 2 encoder takes 4 input lines and produces 2 output lines.

#### Truth Table

INP	TU	OUTPUT			
i_3	i_2	i_1	i_0	0_1	0_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

#### **Diagram**



# **Implementation**

#### **Using Structural Modelling**

```
libraryIEEE;
useIEEE.STD_LOGIC_1164.ALL;
entity fourtwoenc is
```

#### Using behaviour modelling using concurrent statements

```
libraryIEEE;
useIEEE.STD_LOGIC_1164.ALL;
entity fourtwoenc_conc is
    Port(i:in STD_LOGIC_VECTOR(3downto0);
                 STD_LOGIC_VECTOR(1downto0));
         o:out
end fourtwoenc_conc;
architecture Behavioral of fourtwoenc_conc is
begin
   with i select o<=
    "00"when"0001",
    "01"when"0010",
   "10"when"0100",
   "11"when"1000",
    "ZZ"when others;
end Behavioral;
```

#### Using behaviour modelling using sequential statements

```
libraryIEEE;
useIEEE.STD_LOGIC_1164.ALL;
entity fourtwoenc_seq is
                STD_LOGIC_VECTOR(3downto0);
    Port(i:in
          o:outSTD_LOGIC_VECTOR(1downto0));
end fourtwoenc_seq;
{\bf architecture} \ {\bf Behavioral} \ {\bf of} \ {\bf fourtwoenc\_seq} \ {\bf is}
    begin
        Process(i)
             begin
                  case i is
                      when"0001" => 0 <= "00";
                      when "0010" => 0 <= "01";
                      when"0100" => 0 <= "10";
                      when"1000" => 0 <= "11";
                      when others => 0 <= "ZZ";
                  end case;
```

end Process;
end Behavioral;

# Design: 8-to-3 encoder

# **Description**

In general an encoder is a device or process that converts data from one format to another. In Digital Logic, an encoder is a combinational circuit that performs the reverse operation of Decoder. It has maximum of 2^n input lines and 'n' output lines, hence it encodes the information from 2^n inputs into an n-bit code. It will produce a binary code equivalent to the input, which is active High. Therefore, the encoder encodes 2^n input lines with 'n' bits. A 8 to 3 encoder has 8 input lines and 3 output lines

# Truth Table

INP	UTS									
i_7	i_6	i_5	i_4	i_3	i_2	i_1	i_0	0_2	0_1	0_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

Diagram



#### **Implementation**

#### Using Structural modelling

#### Using Behavioral modelling using Select statements

```
0(2) \le i(4) or i(5) or i(6) or i(7); end Behavioral;
```

#### Using Behavioral modelling using Case statements

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity eighttothreee_case is
   0 : out    STD_LOGIC_VECTOR (2 downto 0));
end eighttothreee_case;
architecture Behavioral of eighttothreee_case is
begin
   Process(i)
   begin
       case i is
           when "00000001" => 0 <= "000";
           when "00000010" => 0 <= "001";
           when "00000100" => 0 <= "010";
           when "00001000" => 0 <= "011";
           when "00010000" => 0 <= "100";
           when "00100000" => 0 <= "101";
           when "01000000" => 0 <= "110";
           when "10000000" => 0 <= "111";
       end case;
   end Process;
end Behavioral;
```

# Design: Decimal-to-BCD encoder


#### **Description**

A Decimal to BCD encoder has 10 input lines and 4 output lines. If  $i_x$  is set to 1 the output is the binary equivalent of x.

#### Truth Table

	INPUTS									OUT	PUTS	6	
i_9	i_8	i_7	i_6	i_5	i_4	i_3	i_2	i_1	i_0	0_3	0_2	0_1	0_0
0	0	0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	0	1	0	0	0	0	1	0
0	0	0	0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	0	1	0	0	0	0	0	1	0	0
0	0	0	0	1	0	0	0	0	0	0	1	0	1
0	0	0	1	0	0	0	0	0	0	0	1	1	0
0	0	1	0	0	0	0	0	0	0	0	1	1	1
0	1	0	0	0	0	0	0	0	0	1	0	0	0
1	0	0	0	0	0	0	0	0	0	1	0	0	1

# Diagram



# **Implementation**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

# Design: 1-to-2 Decoder


#### **Description**

Decoder is a combinational circuit that has 'n' input lines and maximum of 2^n output lines. One of these outputs will be active High based on the combination of inputs present, when the decoder is enabled. That means decoder detects a particular code. A 1-to-2 decoder has 1 input lines and 2 output lines. An enable input is provided to switch the decoder on and off.

#### Truth Table

INF	PUTS	OUTPUTS				
е	o i_l	o_1	0_0			
0	х	0	0			
1	0	0	1			
1	1	1	0			

#### **Diagram**



#### **Implementation**

#### **Using Structural Modelling**

#### Using Behavioral Modelling using Concurrent Statements

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity onetotwo_decoder_conc is
    Port(e : in BIT;
        i: in BIT;
        o: out BIT_VECTOR(1 downto 0));
end onetotwo_decoder_conc;

architecture Behavioral of onetotwodecoder_conc is
begin
    with (e & i) select o <=
        "01" when "10",</pre>
```

```
"10" when "11",
"00" when others;
end Behavioral
```

# **Using Sequential Statements**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity onetotwo_decoder_sequential is
    PORT(e : in STD_LOGIC;
        i : in STD_LOGIC;
        o : out STD_LOGIC_VECTOR(1 downto 0));
end onetotwo_decoder_sequential;
architecture Behavioral of onetotwo_decoder_sequential is
begin
   process(e,i)
   begin
        if (e = '0') then o <= "00";</pre>
        elseif (i = '0') then o <= "01";
        elseif (i = '1') then o <= "10";
        end if
    end process
end Behavioral;
```

# Design: 2-to-4 decoder


# **Description**

A 2-to-4 decoder has 2 input lines and 4 output lines. An enable input is provided to switch the decoder on and off.

#### Truth Table

INPUTS			OUTPUTS					
е	i_1	i_0	0_3	0_2	0_1	0_0		
0	х	х	0	0	0	0		
1	0	0	0	0	0	1		
1	0	1	0	0	1	0		
1	1	0	0	1	0	0		
1	1	1	1	0	0	0		

### **Diagram**



#### **Implementation**

#### **Using Structural Modelling**

#### Using Behavioral Modelling Sequential Statements

```
elseif(i = '11') then 0 <= '1000';
end if;
end process;
end Behavioral;</pre>
```

#### Using Behavioral Modelling Concurrent Statements

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
\textbf{entity} \ \texttt{two\_four\_decoder\_conc} \ \textbf{is}
   Port ( e : in STD_LOGIC;
           i : in STD_LOGIC_VECTOR (1 downto 0);
           o : out STD_LOGIC_VECTOR (3 downto 0));
end two_four_decoder_conc;
architecture Behavioral of two_four_decoder_conc is
begin
    with (e & i) select o<=
        "0001" when "100",
        "0010" when "101",
        "0100" when "110",
        "1000" when "111",
        "0000" when others;
end Behavioral;
```

# Design: 3-to-8 decoder


# **Description**

A 3-to-8 decoder has 3 input lines and 8 output lines. An enable input is provided to switch the decoder on and off.

#### Truth Table

INPUTS				OUTPUTS								
е	i_2	i_1	i_0	0_7	0_6	0_5	0_4	0_3	0_2	0_1	0_0	
0	х	х	х	0	0	0	0	0	0	0	0	
1	0	0	0	0	0	0	0	0	0	0	1	
1	0	0	1	0	0	0	0	0	0	1	0	
1	0	1	0	0	0	0	0	0	1	0	0	
1	0	1	1	0	0	0	0	1	0	0	0	
1	1	0	0	0	0	0	1	0	0	0	0	
1	1	0	1	0	0	1	0	0	0	0	0	
1	1	1	0	0	1	0	0	0	0	0	0	
1	1	1	1	1	0	0	0	0	0	0	0	

Diagram



# **Implementation**

# Using Component Instantiate

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity three_to_eight_comp is
    Port ( inp : in STD_LOGIC_VECTOR (2 downto 0);
        en : in STD_LOGIC;
        op : out STD_LOGIC_VECTOR (7 downto 0));

end three_to_eight_comp;

architecture Behavioral of three_to_eight_comp is
    component two_to_four_decoder is
    Port( e : in STD_LOGIC;
        i : in STD_LOGIC_VECTOR(1 downto 0)
        o : out STD_LOGIC_VECTOR(3 downto 0));
end component
```

```
signal notinp: STD_LOGIC;
begin
    notinp <= not inp(2);
    dec1: two_to_four_decoder port map(inp(2),inp(1 downto 0),op(7 downto 4));
dec2: two_to_four_decoder port map(notinp,inp(1 downto 0),op(3 downto 0));
end Behavioral;</pre>
```

#### **Using Procedural Statement**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity three_to_eight_proc is
   Port ( inp : in STD_LOGIC_VECTOR (2 downto 0);
           op : out STD_LOGIC_VECTOR (7 downto 0));
end three_to_eight_proc;
architecture Behavioral of three_to_eight_proc is
procedure two_to_four_decoder
            (e : in STD_LOGIC (1 downto 0);
             o : out STD_LOGIC_VECTOR(3 downto 0)) is
begin
   with (e&i) select o <=
        "0001" when "100",
        "0010" when "101",
        "0100" when "110",
        "1000" when "111",
        "0000" when others;
end procedure;
begin
   process(inp)
   variable temp_var: STD_LOGIC_VECTOR(7 downto 0);
        dec1: two_to_four_decoder(inp(2), inp(1 downto 0), temp_var(7 downto 4));
        dec2: two_to_four_decoder(not inp(2), inp(1 downto 0), temp_var(3 downto 0));
        op <= temp_var;</pre>
    end process;
end Behavioral;
```