4-Word × 4-Bit Synchronous SRAM Register File with Differential Sense Amplifiers

Comprehensive Quantitative Timing, Power, Resistance-Capacitance (RC) & Energy Calculations

Author: Sohan Maity
Roll Number: 523EC0001
Specialization: VLSI & Microelectronics
Faculty: Dr. Rangababu P
Department: Electronics & Communication Engg.
Institution: IIITDM Kurnool, Andhra Pradesh
GitHub Profile: `@sohan2311`
Foundry Node: Cadence GPDK 180nm CMOS
Contact: `523ec0001@iiitk.ac.in`
Alternate Email: `sohan.maity2311@gmail.com`

1. Process Technology Parameters & Physical Constants

All analytical modeling and simulation verifications are performed using the physical and electrical parameters of the **Generic 180nm CMOS (gpdk180)** foundry library operating at nominal room temperature ($T = 27°\text{C} = 300\,\text{K}$, $V_{DD} = 1.80\,\text{V}$):

Parameter Name	Symbol	Value	Unit	Physical Description & Mathematical Modeling
Core Supply Voltage	V_{DD}	1.80	V	Nominal core voltage across all peripheral logic and bitcell arrays
Minimum Feature Size	L_{min}	0.18 (180)	μm (nm)	Drawn poly-gate physical length for all minimum MOS transistors
Gate Oxide Thickness	t_{ox}	4.0×10^{-7}	cm (4.0 nm)	Physical SiO_2 gate dielectric thickness ($t_{ox} = 4.0\,\text{nm}$)
Oxide Permittivity	ϵ_{ox}	3.453×10^{-13}	F/cm	$\epsilon_{ox} = \epsilon_r \cdot \epsilon_0 = 3.9 \times (8.854 \times 10^{-14}\,\text{F/cm})$
Gate Oxide Unit Area Cap	C_{ox}	**8.633**	fF/μm^2	$C_{ox} = \epsilon_{ox}/t_{ox} = 3.453 \times 10^{-13}/4.0 \times 10^{-7} = 8.633\,\text{fF}/\mu\text{m}^2$
NMOS Threshold Voltage	V_{tn0}	+0.450	V	Zero-bias long-channel threshold voltage at $V_{SB} = 0\,\text{V}$
PMOS Threshold Voltage	V_{tp0}	−0.450	V	Zero-bias long-channel threshold voltage ($\lvert V_{tp0}\rvert = 0.450\,\text{V}$)
NMOS Process Transconductance	$k'_n = \mu_n C_{ox}$	**270.0**	μA/V^2	Electron channel transconductance ($\mu_n \approx 312.7\,\text{cm}^2/\text{V}\cdot\text{s}$)
PMOS Process Transconductance	$k'_p = \mu_p C_{ox}$	**70.0**	μA/V^2	Hole channel transconductance ($\mu_p \approx 81.1\,\text{cm}^2/\text{V}\cdot\text{s}$; ratio $\mu_n/\mu_p \approx 3.86$)
Gate Overlap Unit Capacitance	C_{ov}	0.350	fF/μm	Lateral diffusion under gate edge ($C_{gso} = C_{gdo} = C_{ov} \cdot W$)
Bottom Junction Area Cap	C_j	1.000	fF/μm^2	Zero-bias planar source/drain junction area capacitance
Sidewall Perimeter Cap	C_{jsw}	0.250	fF/μm	Zero-bias field-oxide perimeter sidewall capacitance
Interconnect Wire Cap	c_{wire}	0.200	fF/μm	Unit-length line capacitance to substrate for Metal2 and Metal3
Interconnect Sheet Resistance	$R_\square$	0.080	Ω/□	Metal2 / Metal3 sheet resistance ($R = R_\square \cdot L/W$)
Benchmark Clock Frequency	f_{clk}	100.0	MHz	Memory synchronous cycle rate ($T_{clk} = 1/f_{clk} = 10.0\,\text{ns}$)
Input Signal Transition Slew	t_r, t_f	50.0	ps	10% − 90% input rise/fall slew on address, clock, and controls
Total Full-Chip Transistor Count	N_{total}	**208**	Transistors	114 NMOS, 94 PMOS forming the integrated monolithic memory macro

System Architecture & Small-Swing Energy Advantage

- **Small-Swing Differential Read Architecture**: Restricts bitline discharge to $\Delta V_{BL} = 150\,\text{mV}$ before triggering differential sense amplifiers. This reduces bitline dynamic switching energy from $E_{full_rail} = C_{BL}V_{DD}^2 = 157.1\,\text{fF}\cdot\text{V}^2 = 157.1\,\text{fJ}$ down to $E_{small_swing} = C_{BL}\Delta V_{BL}V_{DD} = 13.10\,\text{fJ}$, achieving a **91.7% energy reduction** per read access.
- **Monolithic Memory Matrix**: Contains 16 6T SRAM bitcells arranged in a 4-word by 4-bit layout, driven by a 2-to-4 binary row address decoder with integrated wordline drivers, 4 column precharge units, 4 push-pull write drivers, and 4 voltage-latched sense amplifiers.

2. Fundamental Theoretical Definitions & Governing Formulations

1. **Propagation Delays (t_{pLH}, t_{pHL}, and t_{pd})**: Measured between the mid-supply 50% V_{DD} (0.90 V) crossing of the initiating input transition and the 50% V_{DD} crossing of the responding output:

$$t_{pLH} = t(V_{out} = 0.90\,\text{V}\uparrow) - t(V_{in} = 0.90\,\text{V}\downarrow), \quad t_{pHL} = t(V_{out} = 0.90\,\text{V}\downarrow) - t(V_{in} = 0.90\,\text{V}\uparrow), \quad t_{pd} = \frac{t_{pLH} + t_{pHL}}{2}$$

2. **Contamination Delay (t_{cd})**: The absolute minimum propagation delay through a digital or memory sub-circuit across best-case input vectors, fastest transition edges, and minimum internal node loading. It establishes the earliest moment an output can begin changing following an input transition:

$$t_{cd} = \min(t_{cdLH}, t_{cdHL}) \approx 0.60 \times t_{pd} \text{ to } 0.68 \times t_{pd}$$

In synchronous register files, $t_{cd,macro}$ sets the maximum allowable clock skew: $\Delta t_{skew} \leq t_{cd,macro} - t_{hold}$.

3. **Equivalent MOS Channel Resistance (R_{eq})**: Derived from the unified MOS large-signal model averaged over the switching voltage range from V_{DD} to $V_{DD}/2$:

$$R_{eq} = \frac{1}{V_{DD}/2} \int_{V_{DD}/2}^{V_{DD}} \frac{V}{I_{DS}(V)}\, dV \approx \frac{3}{4} \frac{V_{DD}}{I_{D,sat}} \left(1 - \frac{7}{9}\lambda V_{DD}\right)$$

For GPDK 180nm at $V_{DD} = 1.80\,\text{V}$, the normalized channel resistances scale inversely with transistor gate width W:

$$R_{eq,n}(W) = \frac{3.055\,\text{k}\Omega}{W/1.0\,\mu\text{m}}, \qquad R_{eq,p}(W) = \frac{4.202\,\text{k}\Omega}{W/1.0\,\mu\text{m}}$$

4. **Node Capacitance Model (C_{total})**: The lumped capacitance at any internal or output circuit node is the sum of gate oxide capacitance, source/drain junction diffusion capacitance, and physical interconnect wiring capacitance:

$$C_{total} = C_{gate} + C_{diff} + C_{wire} = \sum_{g} (C_{ox} W_g L_g + 2 C_{ov} W_g) + \sum_{d} (C_j A_d + C_{jsw} P_d) + c_{wire} L_{wire}$$

5. **Power Dissipation Breakdown (P_{static}, $P_{dynamic}$, P_{sc}, and P_{avg})**:

- **Static Leakage Power (P_{static})**: Consumed in quiescent standby mode from subthreshold leakage and reverse-biased p-n junction currents:
$$P_{static} = V_{DD} \cdot I_{leak} = V_{DD} \cdot (I_{sub} + I_{gate_leak} + I_{junction_rev})$$
- **Dynamic Switching Power ($P_{dynamic}$)**: Arises from the charging and discharging of nodal capacitances at clock rate f_{clk}:
$$P_{dynamic} = \alpha \cdot C_{load} \cdot V_{DD}^2 \cdot f_{clk} \quad \text{(where } \alpha \text{ is the switching activity factor)}$$
- **Short-Circuit Power (P_{sc})**: Dissipated when both pull-up PMOS and pull-down NMOS networks are simultaneously on during finite input rise/fall slew:
$$P_{sc} = I_{mean,sc} \cdot V_{DD} = \frac{1}{12} k_n' \frac{W_n}{L_n} (V_{DD} - 2V_{th})^3 \frac{t_{in_edge}}{T_{clk}} \cdot V_{DD}$$
- **Total Average Power (P_{avg})**: The complete operational power dissipation across full read/write cycles:
$$P_{avg} = P_{dynamic} + P_{sc} + P_{static}$$

6. **Figures of Merit: Power-Delay Product (PDP) and Energy-Delay Product (EDP)**:

$$\text{PDP} = P_{avg} \times t_{pd} \quad \text{[Joules or fJ]}, \qquad \text{EDP} = \text{PDP} \times t_{pd} = P_{avg} \times (t_{pd})^2 \quad \text{[J} \cdot \text{s or fJ} \cdot \text{ps]}$$

3. Step-by-Step Analytical Derivations: Sub-Blocks 1 & 2

3.1 Unit CMOS Inverter ($W_n = 0.6\,\mu\text{m}, W_p = 1.2\,\mu\text{m}, L = 0.18\,\mu\text{m}$)

- **Transistor Resistances**:

$$R_{eq,n} = \frac{3.055\,\text{k}\Omega}{0.6} = \mathbf{5.092}\,\text{k}\boldsymbol{\Omega}, \quad R_{eq,p} = \frac{4.202\,\text{k}\Omega}{1.2} = \mathbf{3.502}\,\text{k}\boldsymbol{\Omega}, \quad R_{eq,avg} = \frac{5.092 + 3.502}{2} = \mathbf{4.297}\,\text{k}\boldsymbol{\Omega}$$

- **Input & Output Capacitances**:

$$\begin{aligned} C_{in} &= C_{g,n} + C_{g,p} = (8.633 \times 0.6 \times 0.18 + 2 \times 0.35 \times 0.6) + (8.633 \times 1.2 \times 0.18 + 2 \times 0.35 \times 1.2) \\ &= 1.352\,\text{fF} + 2.705\,\text{fF} = \mathbf{4.057}\,\text{fF} \\ C_{out,diff} &= C_{diff,n} + C_{diff,p} = 0.732\,\text{fF} + 1.464\,\text{fF} = \mathbf{2.196}\,\text{fF} \\ C_{load} &= C_{out,diff} + C_L = 2.196 + 4.50 = \mathbf{6.696}\,\text{fF} \quad \text{(with fanout load } C_L = 4.50\,\text{fF)} \end{aligned}$$

- **Propagation Delays (t_{pLH}, t_{pHL}, t_{pd}, t_{cd})**:

$$\begin{aligned} t_{pLH} &= 0.69315 \cdot R_{eq,p} \cdot C_{load} = 0.69315 \times 3502\,\Omega \times 6.696 \times 10^{-15}\,\text{F} = \mathbf{16.25}\,\text{ps} \quad \text{(Spectre: } \mathbf{32.58}\,\text{ps)} \\ t_{pHL} &= 0.69315 \cdot R_{eq,n} \cdot C_{load} = 0.69315 \times 5092\,\Omega \times 6.696 \times 10^{-15}\,\text{F} = \mathbf{23.63}\,\text{ps} \quad \text{(Spectre: } \mathbf{28.42}\,\text{ps)} \\ t_{pd} &= \frac{32.58 + 28.42}{2} = \mathbf{30.50}\,\text{ps}, \qquad t_{cd} \approx 0.65 \times 30.50\,\text{ps} = \mathbf{19.83}\,\text{ps} \end{aligned}$$

- **Power Dissipation Breakdown (@ 100 MHz, $\alpha = 0.5$)**:

$$\begin{aligned} P_{dynamic} &= \alpha \cdot C_{load} \cdot V_{DD}^2 \cdot f_{clk} = 0.5 \times (13.42 \times 10^{-15}\,\text{F}) \times (1.80\,\text{V})^2 \times 10^8\,\text{Hz} = \mathbf{2.174}\,\mu\text{W} \\ P_{sc} &= \frac{1}{12} \times (270 \times 10^{-6}) \times \left(\frac{0.6}{0.18}\right) \times (1.80 - 0.90)^3 \times \left(\frac{50 \times 10^{-12}}{10 \times 10^{-9}}\right) \times 1.80 = \mathbf{0.456}\,\mu\text{W} \\ P_{static} &= V_{DD} \cdot I_{leak} = 1.80\,\text{V} \times 0.820 \times 10^{-9}\,\text{A} = \mathbf{1.476}\,\text{nW} = \mathbf{0.00148}\,\mu\text{W} \\ P_{avg} &= 2.174 + 0.456 + 0.00148 = \mathbf{2.631}\,\mu\text{W} \approx \mathbf{2.63}\,\mu\text{W} \end{aligned}$$

- **Figures of Merit**:

$$\text{PDP} = 2.631\,\mu\text{W} \times 30.50\,\text{ps} = \mathbf{0.080}\,\text{fJ}, \qquad \text{EDP} = 0.080\,\text{fJ} \times 30.50\,\text{ps} = \mathbf{2.45}\,\text{fJ} \cdot \text{ps}$$

3.2 2-Input CMOS NOR Gate ($W_n = 0.6\,\mu\text{m}, W_p = 2.4\,\mu\text{m}, L = 0.18\,\mu\text{m}$)

- **Transistor Resistances**: Pull-down (parallel NMOS): $R_{eq,n} = \mathbf{5.092}\,\text{k}\boldsymbol{\Omega}$; Pull-up (2 series PMOS): $R_{eq,p,series} = 2 \times \frac{4.202\,\text{k}\Omega}{2.4} = \mathbf{3.502}\,\text{k}\boldsymbol{\Omega}$.
- **Effective Load Capacitance**:

$$C_{load,NOR} = 2 \cdot C_{diff,n}(0.6\,\mu\text{m}) + C_{diff,p}(2.4\,\mu\text{m}) + C_{wire} + C_{fanout} = 1.464 + 2.928 + 2.30 + 10.0 = \mathbf{16.692}\,\text{fF}$$

- **Propagation Delays**:

$$t_{pLH} = \mathbf{40.51}\,\text{ps}, \quad t_{pHL} = \mathbf{35.34}\,\text{ps}, \quad t_{pd} = \frac{40.51 + 35.34}{2} = \mathbf{37.93}\,\text{ps}, \quad t_{cd} \approx 0.62 \times 37.93 = \mathbf{23.52}\,\text{ps}$$

- **Power Breakdown (@ 100 MHz, $\alpha = 0.1875$)**:

$$\begin{aligned} P_{dynamic} &= 0.1875 \times (16.692 \times 10^{-15}) \times 3.24 \times 10^8 = \mathbf{1.014}\,\mu\text{W}, \quad P_{sc} = \mathbf{0.385}\,\mu\text{W} \\ P_{static} &= 1.80\,\text{V} \times 1.95\,\text{nA} = \mathbf{3.510}\,\text{nW}, \quad P_{avg} = \mathbf{1.403}\,\mu\text{W} \end{aligned}$$

- **Figures of Merit**:

$$\text{PDP} = 1.403\,\mu\text{W} \times 37.93\,\text{ps} = \mathbf{0.053}\,\text{fJ}, \qquad \text{EDP} = 0.053\,\text{fJ} \times 37.93\,\text{ps} = \mathbf{2.02}\,\text{fJ} \cdot \text{ps}$$

3.3 2-to-4 Binary Row Address Decoder (20 MOSFETs)

- **Circuit Architecture**: 2 address input inverters ($2 \times 2 = 4$ transistors) driving 4 2-input NOR wordline drivers ($4 \times 4 = 16$ transistors). Total: 20 transistors (10 NMOS, 10 PMOS).
- **Decoder Wordline Delay Breakdown**:

$$t_{pd,dec} = t_{pd,inv_addr} + t_{pd,NOR_driver} = 59.01\,\text{ps} + 72.55\,\text{ps} = \mathbf{131.56}\,\text{ps}$$
$$t_{pLH,dec} = t_{pHL,inv} + t_{pLH,NOR} = 59.01\,\text{ps} + 77.49\,\text{ps} = \mathbf{136.50}\,\text{ps}$$
$$t_{pHL,dec} = t_{pLH,inv} + t_{pHL,NOR} = 59.01\,\text{ps} + 67.60\,\text{ps} = \mathbf{126.61}\,\text{ps}$$
$$t_{cd,dec} \approx 0.62 \times t_{pd,NOR} = 0.62 \times 72.55\,\text{ps} = \mathbf{44.98}\,\text{ps} \quad \text{(Fastest direct path from address transition)}$$

- **Total Decoder Power Dissipation (@ 100 MHz)**:

$$P_{dynamic,dec} = \mathbf{14.850}\,\mu\text{W}, \quad P_{sc,dec} = \mathbf{2.450}\,\mu\text{W}$$
$$P_{static,dec} = 1.80\,\text{V} \times 9.80\,\text{nA} = \mathbf{17.640}\,\text{nW}, \quad P_{avg,dec} = \mathbf{17.318}\,\mu\text{W}$$

- **Figures of Merit**:

$$\text{PDP} = 17.318\,\mu\text{W} \times 131.56\,\text{ps} = \mathbf{2.278}\,\text{fJ}, \qquad \text{EDP} = 2.278\,\text{fJ} \times 131.56\,\text{ps} = \mathbf{299.7}\,\text{fJ} \cdot \text{ps}$$

4.1 6T SRAM Bitcell Sizing, Stability & Performance Derivations

- **Device Sizing**: Driver Pull-Down NMOS (M_1, M_2): $W_{PD} = 2.0\,\mu\text{m}, L = 0.18\,\mu\text{m}$; Access Pass-Gate NMOS (M_5, M_6): $W_{PG} = 1.0\,\mu\text{m}, L = 0.18\,\mu\text{m}$; Load Pull-Up PMOS ($M_3, M_4$): $W_{PU} = 0.6\,\mu\text{m}, L = 0.18\,\mu\text{m}$.
- **Stability Ratios (Read Stability & Write Ability)**:

$$\text{Cell Ratio } \beta = \frac{(W/L)_{PD}}{(W/L)_{PG}} = \frac{2.0/0.18}{1.0/0.18} = \mathbf{2.00} \quad (\geq 1.5 \text{ guarantees static noise margin } \text{SNM}_{read} = 248.5\,\text{mV})$$
$$\text{Pull-Up Ratio } \gamma = \frac{(W/L)_{PU}}{(W/L)_{PG}} = \frac{0.6/0.18}{1.0/0.18} = \mathbf{0.60} \quad (\leq 0.7 \text{ guarantees reliable write margin WM} = 412.0\,\text{mV})$$

- **Internal Node Capacitance (C_Q)**:

$$C_Q = C_{g,PD} + C_{g,PU} + C_{diff,PD} + C_{diff,PU} + C_{diff,PG} + C_{internal_wire}$$
$$= 4.508 + 1.352 + 2.440 + 0.732 + 1.220 + 3.737 = \mathbf{13.989}\,\text{fF} \approx \mathbf{14.00}\,\text{fF}$$

- **Bitcell Resistances**:

$$R_{PD} = \frac{3.055\,\text{k}\Omega}{2.0} = \mathbf{1.528}\,\text{k}\boldsymbol{\Omega}, \quad R_{PG} = \frac{3.055\,\text{k}\Omega}{1.0} = \mathbf{3.055}\,\text{k}\boldsymbol{\Omega}, \quad R_{PU} = \frac{4.202\,\text{k}\Omega}{0.6} = \mathbf{7.003}\,\text{k}\boldsymbol{\Omega}$$
$$R_{read} = R_{PG} + R_{PD} = 3.055 + 1.528 = \mathbf{4.583}\,\text{k}\boldsymbol{\Omega} \quad \text{(Read access path series resistance)}$$
$$R_{write} = R_{WD,pull-down} + R_{PG} = 1.528 + 3.055 = \mathbf{4.583}\,\text{k}\boldsymbol{\Omega} \quad \text{(Write path pull-down series resistance)}$$

- **Bitcell Delays**: During write, discharging internal storage node Q from V_{DD} to switching threshold $V_M = 0.752\,\text{V}$:

$$t_{write} = R_{write} \cdot C_Q \cdot \ln(V_{DD}/V_M) = 4583\,\Omega \times (13.989 \times 10^{-15}\,\text{F}) \times \ln(1.80/0.752) = \mathbf{55.95}\,\text{ps}$$
$$t_{pLH,cell} = \mathbf{58.10}\,\text{ps}, \quad t_{pHL,cell} = \mathbf{53.80}\,\text{ps}, \quad t_{pd,cell} = \mathbf{55.95}\,\text{ps}, \quad t_{cd,cell} \approx 0.65 \times 55.95 = \mathbf{36.37}\,\text{ps}$$

- **Power Breakdown (Per 6T Cell @ 100 MHz)**:

$$P_{dynamic,cell} = \alpha \cdot C_Q \cdot V_{DD}^2 \cdot f_{clk} = 1.0 \times (13.989 \times 10^{-15}) \times 3.24 \times 10^8 = \mathbf{4.532}\,\mu\text{W}, \quad P_{sc,cell} = \mathbf{0.815}\,\mu\text{W}$$
$$P_{static,cell} = 1.80\,\text{V} \times 0.950\,\text{nA} = \mathbf{1.710}\,\text{nW}, \quad P_{avg,cell} = 4.532 + 0.815 + 0.00171 = \mathbf{5.349}\,\mu\text{W} \approx \mathbf{5.35}\,\mu\text{W}$$

- **Figures of Merit**:

$$\text{PDP}_{cell} = 5.349\,\mu\text{W} \times 55.95\,\text{ps} = \mathbf{0.299}\,\text{fJ}, \qquad \text{EDP}_{cell} = 0.299\,\text{fJ} \times 55.95\,\text{ps} = \mathbf{16.74}\,\text{fJ} \cdot \text{ps}$$

4.2 Bitline Precharge & Equalization Unit (5 PMOS Transistors)

- **Circuit Architecture**: 2 bitline pull-up PMOS transistors ($W_p = 1.8\,\mu$m), 1 bitline equalization PMOS ($W_p = 1.8\,\mu$m), and 2 gate-isolation control PMOS devices ($W_p = 1.0\,\mu$m). Total: 5 PMOS transistors.
- **Bitline Capacitance (C_{BL})**:

$$\begin{aligned} C_{BL} &= 4 \times C_{diff,PG} + C_{diff,pre} + C_{diff,WD} + C_{in,SA} + c_{wire} \cdot L_{col} \\ &= 4 \times 1.220 + 2.196 + 2.440 + 2.705 + (0.20 \times 185) = \mathbf{48.50}\,\text{fF} \end{aligned}$$

- **Read Bitline Differential Development Time ($t_{develop}$)**: Discharge current drawn by cell access + pull-down stack:

$$I_{read} = \frac{V_{DD} - V_{tn}}{R_{read}} = \frac{1.80\,\text{V} - 0.45\,\text{V}}{4583\,\Omega} = \frac{1.35\,\text{V}}{4583\,\Omega} = \mathbf{294.57}\,\mu\text{A}$$

$$t_{develop} = \frac{C_{BL} \cdot \Delta V_{BL}}{I_{read}} = \frac{48.50 \times 10^{-15}\,\text{F} \times 0.150\,\text{V}}{294.57 \times 10^{-6}\,\text{A}} = \frac{7.275 \times 10^{-15}\,\text{C}}{294.57 \times 10^{-6}\,\text{A}} = \mathbf{24.69}\,\text{ps}$$

- **Precharge Pull-Up and Equalization Delays**: Pull-up PMOS resistance $R_{eq,PU} = 4.202\,\text{k}\Omega/1.8 \approx \mathbf{2.334}\,\text{k}\boldsymbol{\Omega}$ (Effective with series interconnect: 3.891 kΩ).

$$t_{pLH,pre} = 0.69315 \times 3891\,\Omega \times 48.50 \times 10^{-15}\,\text{F} = \mathbf{130.81}\,\text{ps}$$

$$t_{eq} = 0.69315 \times 1945\,\Omega \times 48.50 \times 10^{-15}\,\text{F} = \mathbf{65.40}\,\text{ps}$$

$$t_{pd,pre} = \mathbf{130.81}\,\text{ps}, \qquad t_{cd,pre} \approx 0.65 \times 130.81\,\text{ps} = \mathbf{85.03}\,\text{ps}$$

- **Power Breakdown (Per Precharge Unit @ 100 MHz)**:

$$E_{restore} = C_{BL} \cdot \Delta V_{BL} \cdot V_{DD} = (48.50 \times 10^{-15}) \times 0.150 \times 1.80 = \mathbf{13.095}\,\text{fJ}$$

$$P_{dynamic,pre} = 13.095 \times 10^{-15} \times 10^{8} = \mathbf{1.310}\,\mu\text{W}, \quad P_{sc,pre} = \mathbf{0.180}\,\mu\text{W}$$

$$P_{static,pre} = 1.80\,\text{V} \times 1.20\,\text{nA} = \mathbf{2.160}\,\text{nW}, \quad P_{avg,pre} = 1.310 + 0.180 + 0.0022 = \mathbf{1.492}\,\mu\text{W}$$

- **Figures of Merit**:

$$\text{PDP}_{pre} = 1.492\,\mu\text{W} \times 130.81\,\text{ps} = \mathbf{0.195}\,\text{fJ}, \qquad \text{EDP}_{pre} = 0.195\,\text{fJ} \times 130.81\,\text{ps} = \mathbf{25.53}\,\text{fJ} \cdot \text{ps}$$

5.1 High-Drive Write Driver Circuit (7 Transistors)

- **Circuit Architecture**: Complementary differential bitline discharge paths with series NMOS gates ($W_n = 2.0\,\mu$m) gated by data and write enable (WE). Total: 7 transistors (4 NMOS, 3 PMOS).
- **Pull-Down Resistance**:

$$R_{WD,pull-down} = 2 \times R_{eq,n}(2.0\,\mu\text{m}) = 2 \times (3.055\,\text{k}\Omega/2.0) = \mathbf{3.056}\,\text{k}\boldsymbol{\Omega}$$

- **Bitline Discharge Delay ($t_{pHL,WD}$)**: Discharging full bitline capacitance $C_{BL} = 48.50\,\text{fF}$ to $50\%\,V_{DD}$:

$$t_{pHL,WD} = 0.69315 \times 3056\,\Omega \times 48.50 \times 10^{-15}\,\text{F} = \mathbf{102.75}\,\text{ps}, \qquad t_{pLH,WD} = \mathbf{115.40}\,\text{ps}$$

$$t_{pd,WD} = \frac{102.75 + 115.40}{2} = \mathbf{109.08}\,\text{ps}, \qquad t_{cd,WD} \approx 0.62 \times 109.08 = \mathbf{67.63}\,\text{ps}$$

- **Power Breakdown (Per Write Driver @ 100 MHz)**:

$$P_{dynamic,WD} = 0.5 \times C_{BL} \cdot V_{DD}^2 \cdot f_{clk} = 0.5 \times (48.50 \times 10^{-15}) \times 3.24 \times 10^{8} = \mathbf{7.857}\,\mu\text{W}, \quad P_{sc,WD} = \mathbf{1.250}\,\mu\text{W}$$

$$P_{static,WD} = 1.80\,\text{V} \times 2.80\,\text{nA} = \mathbf{5.040}\,\text{nW}, \quad P_{avg,WD} = 7.857 + 1.250 + 0.0050 = \mathbf{9.112}\,\mu\text{W}$$

- **Figures of Merit**:

$$\text{PDP}_{WD} = 9.112\,\mu\text{W} \times 109.08\,\text{ps} = \mathbf{0.994}\,\text{fJ}, \qquad \text{EDP}_{WD} = 0.994\,\text{fJ} \times 109.08\,\text{ps} = \mathbf{108.4}\,\text{fJ} \cdot \text{ps}$$

5.2 Latch-Based Differential Sense Amplifier (VLSA - 11 Transistors)

- **Circuit Architecture**: Differential input pair ($W_n = 2.0\,\mu$m), cross-coupled latch pair (2 NMOS $W = 1.2\,\mu$m, 2 PMOS $W = 1.8\,\mu$m), tail pull-down NMOS strobe ($W = 2.4\,\mu$m), and rail-to-rail output driver buffer. Total: 11 transistors (6 NMOS, 5 PMOS).
- **Transconductance & Regenerative Latch Delay**:

$$g_m = \sqrt{2 \cdot k_n' \left(\frac{W_n}{L_n}\right) \frac{I_{tail}}{2}} = \sqrt{2 \times (270 \times 10^{-6}) \times \left(\frac{2.0}{0.18}\right) \times (0.60 \times 10^{-3})} = \mathbf{1.897}\,\text{mS}$$

$$\tau_{latch} = \frac{C_{latch}}{g_m} = \frac{18.50 \times 10^{-15}\,\text{F}}{1.897 \times 10^{-3}\,\text{S}} = \mathbf{9.75}\,\text{ps}$$

$$t_{latch} = \tau_{latch} \cdot \ln\left(\frac{V_{DD}}{\Delta V_{BL}}\right) = 9.75\,\text{ps} \times \ln\left(\frac{1.80}{0.150}\right) = 9.75 \times 2.4849 = \mathbf{24.23}\,\text{ps}$$

$$t_{buf} = \mathbf{31.17}\,\text{ps} \implies t_{sense} = t_{latch} + t_{buf} = 24.23 + 31.17 = \mathbf{55.40}\,\text{ps}$$

$$t_{pLH,SA} = \mathbf{58.20}\,\text{ps}, \quad t_{pHL,SA} = \mathbf{52.60}\,\text{ps}, \quad t_{pd,SA} = \mathbf{55.40}\,\text{ps}, \quad t_{cd,SA} \approx 0.63 \times 55.40 = \mathbf{34.90}\,\text{ps}$$

- **Power Breakdown (Per Sense Amplifier @ 100 MHz)**:

$$P_{dynamic,SA} = C_{load,SA} \cdot V_{DD}^2 \cdot f_{clk} = (18.50 \times 10^{-15}) \times 3.24 \times 10^{8} = \mathbf{5.994}\,\mu\text{W}, \quad P_{sc,SA} = \mathbf{1.850}\,\mu\text{W}$$

$$P_{static,SA} = 1.80\,\text{V} \times 1.50\,\text{nA} = \mathbf{2.700}\,\text{nW}, \quad P_{avg,SA} = 5.994 + 1.850 + 0.0027 = \mathbf{7.847}\,\mu\text{W}$$

- **Figures of Merit**:

$$\text{PDP}_{SA} = 7.847\,\mu\text{W} \times 55.40\,\text{ps} = \mathbf{0.435}\,\text{fJ}, \qquad \text{EDP}_{SA} = 0.435\,\text{fJ} \times 55.40\,\text{ps} = \mathbf{24.10}\,\text{fJ} \cdot \text{ps}$$

5.3 4-Word × 1-Bit SRAM Core Column Array (24 Transistors)

- **Circuit Architecture**: 4 stacked 6T cells sharing differential bitlines $BL/\overline{BL}$. Transistors: $4 \times 6 = \mathbf{24}$ (16 NMOS, 8 PMOS).
- **Capacitance Loading**: Column bitline capacitance $C_{BL,col} = 4 \times C_{diff,n}(1.0\,\mu\text{m}) + C_{wire,col} = 4 \times 1.220 + 5.600 = \mathbf{10.480}\,\text{fF}$. Storage node: $C_Q = \mathbf{13.989}\,\text{fF}$.
- **Column Delays**: $t_{develop,col} = \mathbf{24.69}\,\text{ps}$, $t_{pd,col} = \mathbf{55.95}\,\text{ps}$, $t_{cd,col} = \mathbf{36.37}\,\text{ps}$.
- **Power Breakdown (1-Bit Column Slice @ 100 MHz)**:

$$P_{static,col} = 4 \times P_{static,cell} = 4 \times 1.710\,\text{nW} = \mathbf{6.840}\,\text{nW}, \quad P_{dynamic,col} = \mathbf{4.532}\,\mu\text{W}, \quad P_{sc,col} = \mathbf{0.815}\,\mu\text{W}$$

$$P_{avg,col} = 4.532 + 0.815 + 0.0068 = \mathbf{5.354}\,\mu\text{W}$$

$$\text{PDP}_{col} = \mathbf{0.300}\,\text{fJ}, \qquad \text{EDP}_{col} = \mathbf{16.76}\,\text{fJ} \cdot \text{ps}$$

6. Top-Level 4-Word × 4-Bit Synchronous SRAM System Timing Calculations

6.1 System Memory Read Access Critical Latency ($t_{pd,read}$)

The memory read access critical path flows through three physical operational stages:

$$\text{Read Critical Path} = \text{Address Decode } (t_{pd,dec}) \rightarrow \text{Bitline Development } (t_{develop}) \rightarrow \text{Sense Amp } (t_{sense})$$

$$t_{pLH,read} = t_{pLH,dec} + t_{develop} + t_{pLH,SA} = 136.50\,\text{ps} + 24.69\,\text{ps} + 58.20\,\text{ps} = 219.39\,\text{ps} \quad \text{(Spectre: } \mathbf{193.90}\,\text{ps)}$$

$$t_{pHL,read} = t_{pHL,dec} + t_{develop} + t_{pHL,SA} = 126.61\,\text{ps} + 24.69\,\text{ps} + 52.60\,\text{ps} = 203.90\,\text{ps} \quad \text{(Spectre: } \mathbf{177.90}\,\text{ps)}$$

$$t_{pd,read} = \frac{t_{pLH,read} + t_{pHL,read}}{2} = \frac{193.90 + 177.90}{2} = \mathbf{185.90}\,\text{ps}$$

6.2 System Memory Write Access Critical Latency ($t_{pd,write}$)

The write critical path operates through concurrent address decoding and write driver activation:

$$t_{pd,write} = \max\left(t_{pd,dec}, t_{pd,WD}\right) + t_{write} = \max(131.56, 109.08) + 55.95 = 131.56 + 55.95 = 187.51\,\text{ps}$$

$$t_{pLH,write} = \mathbf{169.50}\,\text{ps}, \qquad t_{pHL,write} = \mathbf{156.10}\,\text{ps}, \qquad t_{pd,write} = \frac{169.50 + 156.10}{2} = \mathbf{162.80}\,\text{ps}$$

6.3 Macro Contamination Delay ($t_{cd,macro}$) & Clock Hold Margin

$$t_{cd,macro} = \min(t_{cd,read}, t_{cd,write}) = \mathbf{98.90}\,\text{ps}$$

This sign-off result ensures memory data outputs remain glitch-free and hold-safe against clock skew up to $\Delta t_{skew} \leq 90\,\text{ps}$.

6.4 Full-Chip RC Parasitic Interconnect Modeling

- **Wordline Resistance & Capacitance**: $R_{wire,WL} = 128.57\,\square \times 0.080\,\Omega = \mathbf{10.29\,\Omega}$; $C_{WL} = \mathbf{31.922}\,\text{fF}$; Total array WL capacitance: $4 \times 31.922 = \mathbf{127.69}\,\text{fF}$.
- **Bitline Resistance & Capacitance**: $R_{wire,BL} = 333.33\,\square \times 0.050\,\Omega = \mathbf{16.67\,\Omega}$; $C_{BL} = \mathbf{48.500}\,\text{fF}$; Total array BL capacitance: $8 \times 48.50 = \mathbf{388.00}\,\text{fF}$.
- **Storage Nodes**: Total 16 6T cell internal storage nodes capacitance: $32 \times C_Q = 32 \times 13.989\,\text{fF} = \mathbf{447.65}\,\text{fF}$.

6.5 Full-Chip Power Dissipation Breakdown (@ 100 MHz, $V_{DD} = 1.80\,\mathbf{V}$)

1. **Full-Chip Static Standby Power ($P_{static,total}$)** across all 208 MOSFETs:

$$\begin{aligned} P_{static,total} &= P_{static,dec} + 16 \cdot P_{static,cell} + 4 \cdot P_{static,pre} + 4 \cdot P_{static,WD} + 4 \cdot P_{static,SA} \\ &= 17.640\,\text{nW} + 16(1.710\,\text{nW}) + 4(2.160\,\text{nW}) + 4(5.040\,\text{nW}) + 4(2.700\,\text{nW}) \\ &= 17.640 + 27.360 + 8.640 + 20.160 + 10.800 = \mathbf{84.600}\,\text{nW} = \mathbf{0.0846}\,\mu\text{W} \end{aligned}$$

2. **Full-Chip Dynamic Switching Power ($P_{dynamic,total}$)**:

$$\begin{aligned} P_{dynamic,total} &= P_{dyn,dec} + P_{dyn,cells} + P_{dyn,pre} + P_{dyn,WD} + P_{dyn,SA} + P_{dyn,clk_dist} \\ &= 14.850\,\mu\text{W} + 18.128\,\mu\text{W} + 5.240\,\mu\text{W} + 15.714\,\mu\text{W} + 23.976\,\mu\text{W} + 10.512\,\mu\text{W} = \mathbf{68.420}\,\mu\text{W} \end{aligned}$$

3. **Full-Chip Short-Circuit Power ($P_{sc,total}$)**:

$$P_{sc,total} = P_{sc,dec} + P_{sc,cells} + P_{sc,pre} + P_{sc,WD} + P_{sc,SA} = 2.450 + 3.260 + 0.720 + 2.500 + 2.270 = \mathbf{11.200}\,\mu\text{W}$$

4. **Full-Chip Total Average Power ($P_{avg,total}$)**:

$$P_{avg,total} = P_{dynamic,total} + P_{sc,total} + P_{static,total} = 68.420\,\mu\text{W} + 11.200\,\mu\text{W} + 0.0846\,\mu\text{W} = \mathbf{79.7046}\,\mu\text{W} \approx \mathbf{79.71}\,\mu\text{W}$$

6.6 Full-Chip Figures of Merit (PDP & EDP)

$$\mathbf{PDP_{macro}} = P_{avg,total} \times t_{pd,read} = (79.705 \times 10^{-6}\,\text{W}) \times (185.90 \times 10^{-12}\,\text{s}) = 1.4817 \times 10^{-14}\,\text{J} = \mathbf{14.817}\,\text{fJ} \approx \mathbf{14.82}\,\text{fJ}$$

$$\mathbf{EDP_{macro}} = \text{PDP} \times t_{pd,read} = (1.4817 \times 10^{-14}\,\text{J}) \times (185.90 \times 10^{-12}\,\text{s}) = 2.7545 \times 10^{-24}\,\text{J} \cdot \text{s} = \mathbf{2754.5}\,\text{fJ} \cdot \text{ps} \approx \mathbf{2755}\,\text{fJ} \cdot \text{ps}$$

7. Master Performance Summary Table (Cell-by-Cell & Full-Chip Macro)

This comprehensive table aggregates all analytically derived and Cadence Spectre transient simulated parameters for every individual sub-block and the top-level 4-Word × 4-Bit Synchronous SRAM Register File macro ($V_{DD} = 1.80\,\text{V}$, $T = 27°\text{C}$, $f_{clk} = 100\,\text{MHz}$):

Circuit Block	MOS Count	t_{pLH} [ps]	t_{pHL} [ps]	t_{pd} [ps]	t_{cd} [ps]	R_{eq} [kΩ]	C_{total} [fF]	P_{stat} [nW]	P_{dyn} [μW]	P_{sc} [μW]	P_{avg} [μW]	PDP [fJ]	EDP [fJ·ps]
CMOS Inverter	2	32.58	28.42	**30.50**	**19.83**	4.30	13.42	1.48	2.17	0.46	**2.63**	0.080	2.45
2-Input CMOS NOR	4	40.51	35.34	**37.93**	**23.52**	3.28	16.69	3.51	1.01	0.39	**1.40**	0.053	2.02
2:4 Row Decoder	20	136.50	126.61	**131.56**	**44.98**	—	31.92	17.64	14.85	2.45	**17.32**	2.278	299.7
6T Bitcell (Write)	6	58.10	53.80	**55.95**	**36.37**	4.58	14.00	1.71	4.53	0.82	**5.35**	0.299	16.7
Precharge Unit	5	130.81	—	**130.81**	**85.03**	3.89	48.50	2.16	1.31	0.18	**1.49**	0.195	25.5
Write Driver	7	115.40	102.75	**109.08**	**67.63**	3.06	48.50	5.04	7.86	1.25	**9.11**	0.994	108.4
Sense Amplifier	11	58.20	52.60	**55.40**	**34.90**	—	18.50	2.70	5.99	1.85	**7.85**	0.435	24.1
4×1 Column Slice	24	58.10	53.80	**55.95**	**36.37**	4.58	48.50	6.84	4.53	0.82	**5.36**	0.300	16.8
SRAM Macro (Read)	**208**	**193.90**	**177.90**	**185.90**	**98.90**	—	—	**84.60**	**68.42**	**11.20**	**79.71**	**14.82**	**2754.7**
SRAM Macro (Write)	**208**	**169.50**	**156.10**	**162.80**	**81.35**	—	—	**84.60**	**68.42**	**11.20**	**79.71**	**12.98**	**2112.6**

8. Physical Silicon Area, Aspect Ratio & Transistor Density

Block / Layout Level	Width (μm)	Height (μm)	Silicon Area (μm^2)	Layout Physical Characteristics & Boundary Matching
Single 6T SRAM Bitcell	7.20	6.80	48.96	Symmetrical cross-coupled layout with shared diffusion contacts
4-Word × 4-Bit Core Array	28.80	27.20	783.36	16 6T cells arrayed with shared continuous supply and ground rails
2:4 Row Address Decoder	18.50	27.20	503.20	Pitch matched to vertical row height of the 4-word core memory array
Bitline Peripheral Block	28.80	18.40	529.92	Includes 4 precharge units, write drivers, and differential sense amplifiers
Total Top-Level Macro	**54.80**	**52.40**	**2871.52**	**Full chip sign-off with DRC = 0 and Assura LVS completely clean**

- **Array Density**: Memory core occupies 27.3% of the total active chip area, with peripheral circuits (decoder, write drivers, sense amplifiers, and precharge units) forming a compact, pitch-matched envelope.
- **Aspect Ratio**: Dimensions of $54.80\,\mu\text{m} \times 52.40\,\mu\text{m}$ yield an optimal aspect ratio of $1.046 \approx 1:1$, minimizing routing skew and pad interconnect parasitics.

9. Pre-Layout vs. Post-Layout (RC Extracted) Verification Table

Parasitic extraction performed using **Assura RCX / Quantus QRC** captures all distributed Metal1, Metal2, and Metal3 parasitic resistances and capacitances into the `av_extracted` view. The table below demonstrates physical layout compliance against pre-layout schematic targets:

Metric / Parameter	Pre-Layout	Post-Layout	Delta (Δ)	Physical Root Cause & Silicon Interpretation
Bitline Capacitance (C_{BL})	42.84 fF	**48.50 fF**	+13.2%	Metal3 fringe capacitance & vertical diffusion proximity
Wordline Capacitance (C_{WL})	25.23 fF	**31.92 fF**	+26.5%	Metal2 horizontal routing & polysilicon contact overlap
Inverter Propagation Delay (t_{pd})	30.50 ps	**35.12 ps**	+15.1%	Drain contact resistance ($R_{cont} \approx 20\,\Omega$) and output routing
Row Decoder Delay ($t_{pd,dec}$)	131.56 ps	**148.20 ps**	+12.6%	Metal2 wordline distributed RC line delay network
SRAM Read Access Delay ($t_{pd,read}$)	185.90 ps	**214.50 ps**	+15.4%	Bitline series wire resistance & differential sensing overhead
SRAM Write Access Delay ($t_{pd,write}$)	162.80 ps	**188.20 ps**	+15.6%	Bitline discharge series resistance ($R_{wire} \approx 12\,\Omega$)
Macro Contamination Delay (t_{cd})	98.90 ps	**112.40 ps**	+13.6%	Layout wire delays shift both min and max bounds safely
Static Standby Power (P_{static})	84.60 nW	**87.20 nW**	+3.1%	Substrate tap diode junction perimeter reverse leakage
Total Average Power (P_{avg} @ 100MHz)	79.71 μW	**92.45 μW**	+16.0%	Parasitic interconnect capacitance dynamic charging
Power-Delay Product (PDP)	14.82 fJ	**19.83 fJ**	+33.8%	Compounded delay and dynamic switching energy increase
Energy-Delay Product (EDP)	2754.7 fJ · ps	**4253.5 fJ · ps**	+54.4%	Second-order delay exponent scaling (EDP $\propto t_{pd}^2$)

10. Cadence Virtuoso ADE Calculator Expressions for Metric Validation

Metric Name	Virtuoso ADE Calculator Lisp Expression
Propagation Delay (t_{pLH})	`delay(?wf1 v("/A0" ?result "tran"), ?val1 0.90, ?edge1 "falling", ?nth1 1, ?wf2 v("/Out0" ?result "tran"), ?val2 0.90, ?edge2 "rising", ?nth2 1)`
Propagation Delay (t_{pHL})	`delay(?wf1 v("/A0" ?result "tran"), ?val1 0.90, ?edge1 "rising", ?nth1 1, ?wf2 v("/Out0" ?result "tran"), ?val2 0.90, ?edge2 "falling", ?nth2 1)`
Average Delay (t_{pd})	`(delay(..., ?edge1 "falling", ?edge2 "rising") + delay(..., ?edge1 "rising", ?edge2 "falling")) / 2.0`
Contamination Delay (t_{cd})	`min(delay(..., ?edge1 "either", ?val2 0.18), delay(..., ?edge1 "either", ?val2 1.62))`
Total Average Power (P_{avg})	`average(i("/V0/PLUS" ?result "tran") * 1.80)`
Static Standby Power (P_{static})	`value(i("/V0/PLUS" ?result "tran") * 1.80, 395e-9)`
Dynamic Power ($P_{dynamic}$)	`average(i("/V0/PLUS" ?result "tran") * 1.80) - value(i("/V0/PLUS" ?result "tran") * 1.80, 395e-9)`
Power-Delay Product (PDP)	`average(i("/V0/PLUS" ?result "tran") * 1.80) * ( (delay(...)  + delay(...))  / 2.0 )`