

Sohang Chopra

MTech_Project_Proposal

 Project 1

Document Details

Submission ID**trn:oid::3618:148502462****Submission Date****Aug 17, 2026, 12:01 PM GMT+5:30****Download Date****Aug 17, 2026, 12:21 PM GMT+5:30****File Name****MTech_Project_Proposal.pdf****File Size****249.9 KB****6 Pages****1,835 Words****11,050 Characters**

9% Overall Similarity

The combined total of all matches, including overlapping sources, for each database.

Filtered from the Report

- Bibliography
- Quoted Text
- Small Matches (less than 8 words)

Match Groups

-  **9 Not Cited or Quoted 6%**
Matches with neither in-text citation nor quotation marks
-  **3 Missing Quotations 2%**
Matches that are still very similar to source material
-  **0 Missing Citation 0%**
Matches that have quotation marks, but no in-text citation
-  **0 Cited and Quoted 0%**
Matches with in-text citation present, but no quotation marks

Top Sources

- 6%  Internet sources
- 3%  Publications
- 5%  Submitted works (Student Papers)

Match Groups

- 9 Not Cited or Quoted 6%**
Matches with neither in-text citation nor quotation marks
- 3 Missing Quotations 2%**
Matches that are still very similar to source material
- 0 Missing Citation 0%**
Matches that have quotation marks, but no in-text citation
- 0 Cited and Quoted 0%**
Matches with in-text citation present, but no quotation marks

Top Sources

- 6% Internet sources
- 3% Publications
- 5% Submitted works (Student Papers)

Top Sources

The sources with the highest number of matches within the submission. Overlapping sources will not be displayed.

1	Internet	
arxiv.org		4%
2	Student papers	
Jawaharlal Nehru University (JNU) on 2021-05-28		1%
3	Student papers	
iGroup on 2021-07-23		<1%
4	Student papers	
Universiti Teknologi Malaysia on 2024-01-28		<1%
5	Publication	
Giacomo Ibba, Romyana Neykova, Marco Ortu, Roberto Tonelli, Steve Counsell, Gi...		<1%
6	Student papers	
Heriot-Watt University on 2018-08-17		<1%
7	Internet	
pdfs.semanticscholar.org		<1%

MTech Project Proposal

- 1 **Title :** Efficient VLSI Timing Violation Screening: An Anomaly Detection Approach Using Lightweight 1D-CNNs

2 Project Particulars

(A) **Project area and sub-areas:** Electronic Design Automation (EDA), Very Large Scale Integration (VLSI), Physical Design Closure, Static Timing Analysis (STA), 1-Dimensional Convolutional Neural Networks (1D-CNN), Anomaly Detection

(B) **Duration (in months):** 12

3 Student and Mentor Particulars

(A) **Student Name:** Sohang Chopra

(B) **Student Roll Number:** DA25M622

(C) **Immediate Supervisor:** Arnavesh Varun Giri

(D) **Mentor Name(s):** Arnavesh Varun Giri

4 Project Summary

VLSI Physical Design is the stage in Integrated Chip Development in which logical design is converted into layout via Placement and Routing (PnR), keeping in mind the Performance, Power and Area (PPA) requirements. In this process Static Timing Analysis for timing verification has to be done repeatedly on each iteration of PnR optimization. Setup Timing Violation arises when a path fails timing verification, while Timing-Clean path is one that meets it [1].

Repeated timing verifications required here becomes expensive. Prominently used models are Graph Neural Networks (GNN) to improve early timing estimation, but graph construction in them requires heavy training pipeline [2, 3]. This project proposes a lighter alternative using 1-dimensional Convolution Neural Networks (1-D CNN) for early risk screening rather than full slack regression. This is done by treating Setup Timing Violations as an anomaly detection problem, where violations are rare events among majority of the data being Timing-Clean paths.

Public OpenROAD datasets like EDA Schema V2 [4, 5] include essential information such as arrival time, slew, capacitance, etc. which we require for implementing this project. To address the heavy class imbalance (setup timing violations are rare), focal loss would be used [6, 7] and performance would be judged by metrics such as PR-AUC (area under the curve) and F1 score.

5 Objectives

1. To formulate pre-routing, post-placement setup timing violation screening as a path-level anomaly detection problem over structured sequential timing-path features derived from public OpenROAD datasets.

2. To design and implement a lightweight 1D-CNN model for early identification of likely timing-violating paths without performing full-graph slack regression.
3. To study focal-loss-based training strategies for severe class imbalance between timing-clean and timing-violating paths.

6 Current State of The Art

Graph Neural Network (GNN) based approaches are prominent because they model circuit structure directly. A timing-engine-inspired GNN was proposed to predict arrival time and slack at timing endpoints and improved accuracy over vanilla deep GNN baselines [2]. More recent work introduced Graph Attention Network (GAT)-based timing prediction and argued that earlier GNN approaches may treat cell influences too uniformly or use overly complex delay modeling, which can limit precision and induce overfitting [3]. These papers establish graph-based timing prediction as the current methodological reference point for this proposal.

Existing graph-based approaches are complex and have scalability and generalization limitations on large circuit graphs [3]. This motivates exploring a lower-compute alternative when the goal is not full-chip graph reasoning, but early path-level screening of rare violations.

We frame the problem as anomaly detection, where Setup Timing Violations are rare among majority Timing-Clean paths data. 1D-CNN methods are attractive for anomaly detection of sequential data because they can directly process 1-D measurements while avoiding the larger parameter counts of 2D-CNN-style formulations [8].

A key challenge is class imbalance. Focal loss was introduced specifically to address extreme class imbalance by down-weighting well-classified easy examples and focusing learning on hard examples [6]. This is directly relevant because public OpenROAD-derived datasets contain far more timing-clean than timing-violating designs and paths [4].

7 Work Plan

The work will be organized into five work packages.

WP1: Problem formulation and data specification. The first work package will define the anomaly-screening task at path level. The target will be a binary label indicating timing-clean versus timing-violating setup paths, consistent with the proposal scope. Sequential path records will be defined from timing-related attributes available in OpenROAD-derived data, focusing on features explicitly named in the project abstract such as arrival times, slew, and capacitance. The rationale is to replace full-netlist graph prediction with a lighter path-sequence representation.

WP2: Dataset extraction and preprocessing. Public OpenROAD-derived datasets described in EDA-Schema-V2 will be inspected to identify the exact stage-resolved data suitable for pre-routing, post-placement timing-risk screening. Candidate designs will be selected from the publicly released benchmark suite, and path samples will be extracted, normalized, and padded or truncated to a fixed sequence format for 1D-CNN input. Because the dataset includes both timing-clean and timing-violating implementations generated by systematic parameter sweeps, it supports controlled sampling for anomaly detection experiments [4].

WP3: Lightweight 1D-CNN design. A compact 1D-CNN classifier will be implemented for binary anomaly screening. The design rationale is that 1D-CNNs are well

suited to raw or structured 1-D sequential inputs and can reduce parameter count relative to heavier alternatives [8]. The model will remain intentionally lightweight so that training and inference are feasible on consumer hardware.

WP4: Imbalance-aware training and evaluation. Training will compare standard binary cross-entropy against focal-loss-based objectives. The rationale is that focal loss reduces domination by easy majority examples and emphasizes hard minority cases [6]. Experiments will evaluate PR-AUC and F1-score as primary metrics, since the target class is rare. Precision, recall, confusion matrix, and training/inference time will be collected as supporting metrics.

WP5: Baseline comparison and resource study. The final work package will compare the proposed method against literature-reported graph-based timing predictors qualitatively on task formulation and quantitatively on screening performance and computational footprint where feasible. Because recent GNN timing systems use deeper graph models and stronger hardware [9], this package will emphasize efficiency-oriented comparison: model size, memory demand, CPU feasibility, and optional low-cost GPU usage.

8 Data Sets

This project is planned around public-domain data from the OpenROAD ecosystem. The primary intended source is the EDA-Schema-V2 dataset. The dataset contains approximately 7,800 design instances across 18 benchmark circuits, stage-resolved representations from synthesis through detailed routing, and more than 36 million extracted timing paths. Importantly for this proposal, the dataset captures both timing-clean and timing-violating implementations generated through systematic sweeps of clock period, core utilization, and aspect ratio [4].

The public dataset link to EDA Schema V2 is <https://github.com/drexel-ice/EDA-schema>.

9 Expected deliverables/outcomes

- A lightweight 1D-CNN implementation for binary screening of timing-clean versus timing-violating paths.
- Quantitative evaluation of the proposed model using PR-AUC, F1-score, precision, and recall.
- Quantitative comparison of focal loss versus standard loss functions under severe class imbalance.
- A resource-efficiency report covering model size, training time, inference time, and feasibility on personal low-cost hardware.

10 Significance of the expected outcome(s) with respect to the state-of-the-art in the field

The state-of-the-art in the field is primarily graph-based neural network approaches. As these are heavy, this project aims to produce lightweight 1-D CNN model for early screening of rare violating paths which would provide a public-data baseline. It explores

whether a lightweight 1D-CNN can provide acceptable screening performance under hardware constraints similar to those of individual researchers. This would complement, rather than replace, existing GNN-based timing-prediction research.

11 Implementation arrangements proposed for the project (linkages and management structure)

The project will be implemented in a staged manner. First, domain knowledge will be consolidated from OpenROAD flow papers and timing-prediction literature to define the exact meaning of setup slack, violating paths, and stage-specific timing context [3,10,11]. Second, public OpenROAD-derived datasets will be obtained and inspected to identify the exact files, schema fields, and timing-path representations needed for the proposed binary screening setup [4,5]. Third, a preprocessing pipeline will be built for sequence extraction, label assignment, normalization, and dataset splitting. Fourth, the lightweight 1D-CNN and focal-loss training pipeline will be implemented in a standard deep-learning framework. Finally, experiments and ablations will be run, documented, and summarized in reproducible scripts and result tables.

As mentioned, data is available in public dataset link shared previously. I would be executing data preparation, model development, and experiments, with periodic review by my project mentor.

12 Resource Requirements and their availability

Software: Python, PyTorch, common scientific-computing libraries, and data-processing tools are required. These software components are open source and publicly accessible.

Hardware: The project is intended to be feasible on a laptop and cloud notebook GPUs for data preparation, preprocessing, experiments, and baseline model development.

13 Risks

The exact publicly available timing-path fields may require additional preprocessing effort before they match the intended sequential input format, and class imbalances would need to be handled. A lightweight model may trade off predictive power against efficiency and therefore may underperform graph-based approaches on absolute accuracy. These risks are manageable because the project goal is to establish an efficient baseline rather than to claim state-of-the-art accuracy.

14 Gantt chart

Work timeline and milestones are shown for each work package using a Gantt Chart (months are numbered 1 to 12):




Figure 1: Project Timeline

References

- [1] R. Jenila and I. K. J. N. S. Member, "A survey on learning-based pnr optimization for vlsi physical design automation," *IEEE Access*, vol. 13, pp. 195 953–195 974, 2025.
- [2] Z. Guo, M. Liu, J. Gu, S. Zhang, D. Pan, and Y. Lin, "A timing engine inspired graph neural network model for pre-routing slack prediction," in *2022 59th ACM/IEEE Design Automation Conference (DAC)*, 2022, pp. 1207–1212.
- [3] J. Li, J. Hu, Y. Wu, and X. Yang, "Pre-routing slack prediction based on graph attention network," *Automation*, 2025.
- [4] P. Shrestha, A. Aversa, and I. Savidis, "Eda-schema-v2: A multimodal schema, open datasets, and benchmarks for machine learning in digital physical design," *ArXiv*, vol. abs/2605.06952, 2026.
- [5] P. Shrestha, A. Aversa, S. Phatharodom, and I. Savidis, *EDA-schema: A Graph Datamodel Schema and Open Dataset for Digital Design Automation*. Proceedings of the Great Lakes Symposium on VLSI 2024, 2024.
- [6] T.-Y. Lin, P. Goyal, R. B. Girshick, K. He, and P. Dollár, "Focal loss for dense object detection," *IEEE Transactions on Pattern Analysis and Machine Intelligence*, vol. 42, pp. 318–327, 2017.
- [7] N. Mahmoodi, H. Shirazi, M. Fakhredanesh, and K. DadashtabarAhmadi, "Automatically weighted focal loss for imbalance learning," *Neural Computing and Applications*, vol. 37, pp. 4035 – 4052, 2024.
- [8] W. Gong, Y. Wang, M. Zhang, E. Mihankhah, H. Chen, and D. W. Wang, "A fast anomaly diagnosis approach based on modified cnn and multisensor data fusion," *IEEE Transactions on Industrial Electronics*, vol. 69, pp. 13 636–13 646, 2022.
- [9] W. Ding, Z. Zhang, G. He, and P. Cao, "A physical and timing aware placement optimization framework based on graph neural network," in *2024 ACM/IEEE International Conference On Computer Aided Design (ICCAD)*, 2024, pp. 1–9.
- [10] T. Ajayi, V. Chhabria, M. Fogaça, S. Hashemi, A. Hosny, A. Kahng, M. Kim, J. Lee, U. Mallappa, M. Neseem, G. Pradipta, S. Reda, M. Saligane, S. Sapatnekar, C. Sechen, M. Shalan, W. Swartz, L. Wang, Z. Wang, M. Woo, and B. Xu, "Invited: Toward an open-source digital flow: First learnings from the openroad project," in *2019 56th ACM/IEEE Design Automation Conference (DAC)*, 2019, pp. 1–4.

- [11] A. Kahng and T. Spyrou, “The openroad project: Unleashing hardware innovation,” 2021.