



AMRITA

VISHWA VIDYAPEETHAM

Course Code: 23ECE342

Course Name: VLSI System Design

Component: Simulation-based Assignment

Date of Evaluation: 11/05/2026

Academic Year: 2025-2026 (Even Semester)

Batch Number:

Submitted by:

NAME	REGISTRATION NO.
G.Sohan	BL.EN.U4ECE23117
K.R.Sujan Krishna	BL.EN.U4ECE23124
A.Kuladeep Sai	BL.EN.U4ECE23103
N.Manikanta	BL.EN.U4ECE23162

Branch: ECE

Semester: VI Semester

aBatch: 2023-2027

Faculty In-charge: Mr.Vignesh V

Abstract:

This project presents the design and implementation of an Automated Teller Machine (ATM) controller using Verilog HDL in Xilinx Vivado. The proposed system performs essential ATM operations such as card detection, PIN verification, user authentication, balance enquiry, cash withdrawal, cash deposit, PIN change, and account lockout after repeated invalid attempts. The design is divided into separate functional modules including the ATM finite state machine, user database, account controller, lockout controller, display controller, and top-level integration module. This modular approach improves clarity, testing, and reliability of the system.

The ATM controller uses a finite state machine to manage the complete transaction flow from card insertion to session completion. The user database module stores user PINs and account balances, while the account controller updates balances based on deposit and withdrawal operations. A lockout mechanism enhances security by restricting access after multiple incorrect PIN entries. The design was simulated and verified using a Verilog testbench in Vivado to confirm correct behavior for successful authentication, invalid PIN attempts, transactions, balance updates, and lockout conditions. The results show that the designed ATM controller works as expected and demonstrates the use of digital design concepts for implementing secure banking control logic.

1. Introduction and Literature Survey

1.1 Introduction

An Automated Teller Machine (ATM) is an electronic banking system that allows users to perform banking operations without direct support from bank staff. It provides common services such as PIN authentication, balance enquiry, cash withdrawal, cash deposit, and PIN change. Since an ATM deals with user credentials and account balance information, the controller must be secure, reliable, and properly organized. This project focuses on designing a digital ATM controller that can manage user authentication, transaction processing, and security control in a structured way.

In this project, the ATM controller is designed using Verilog HDL and implemented in Xilinx Vivado. The system begins its operation when a card is inserted and the user enters the PIN for verification. After successful authentication, the user can select the required operation such as withdrawal, deposit, balance enquiry, or PIN change. The account balance is updated for valid deposit and withdrawal operations, while invalid transactions are rejected. If the wrong PIN is entered repeatedly, the system activates a lockout mechanism to prevent unauthorized access.

The complete design is divided into separate modules such as atm_fsm, user_db, account_ctrl, lockout_ctrl, display_ctrl, and atm_top. The finite state machine controls the sequence of ATM operations, while the user database stores PIN and balance information. The account controller handles transaction logic, the lockout controller manages failed PIN attempts, and the display controller shows the current system status. The top module connects all blocks together. The design is verified using a Verilog testbench in Vivado for login, transaction, balance update, PIN change, cancellation, and lockout cases.

Literature Survey

Ponna Divya, Ammireddy Lavanya, and Tadi Chandra Sekhar proposed an ASIC-based ATM controller for secured financial transactions [1]. Their work explains how ATM operations such as PIN verification, cash withdrawal, cash deposit, balance enquiry, and PIN change can be modeled as digital control logic [1]. The authors used a Moore finite state machine to represent the sequence of ATM operations in a clear and structured manner [1]. Since the output of a Moore machine depends on the present state, the controller becomes easier to analyze and verify [1]. The design was developed using Verilog HDL and verified by applying suitable test cases through a testbench [1]. Simulation was carried out using ModelSim, and synthesis was performed using Xilinx tools to confirm the functionality of the controller [1]. This paper supports the present project by providing a reference for FSM-based Verilog design and secure ATM transaction handling [1].

Harshali Nalawade et al. presented an enhanced ATM system controller using Verilog HDL, CMOS technology, and Cadence tools [2]. The paper focuses on implementing ATM controller logic through state assignment, excitation tables, and optimized Boolean expressions [2]. The authors used D flip-flops as sequential elements and combinational logic for next-state and output generation [2]. Their design approach converts ATM operations into hardware-level logic that can be verified through simulation waveforms [2]. Cadence Virtuoso was used for circuit-level implementation, which helps in checking the correctness of state transitions and output responses [2]. The work highlights the importance of simulation and debugging in improving the reliability of ATM controller design [2]. This reference is useful for the present project because it relates FSM-based ATM control with HDL modeling and hardware verification [2].

Methodology

2.1 System Architecture

The ATM controller is organized as a top-level module `atm_top` that connects five major sub-modules through internal control and data signals. The system receives inputs such as clock, reset, card insertion, card ID, PIN, transaction selection, transaction amount, confirmation, cancel signal, new PIN, and confirm PIN. The outputs include display code, balance output, user display, locked status, authentication status, session active status, transaction done, and transaction success. The complete ATM design is divided into `atm_fsm`, `user_db`, `account_ctrl`, `lockout_ctrl`, and `display_ctrl`. The `atm_fsm` module acts as the main controller and manages the full ATM operation using a finite state machine. The `user_db` module stores user PINs and account balances. The `account_ctrl` module performs withdrawal, deposit, and balance enquiry operations. The `lockout_ctrl` module counts wrong PIN attempts and activates lockout after three failures. The `display_ctrl` module generates display outputs according to the present ATM state. The `user_db` module supports four users selected by a 2-bit card ID. The users are Alice, Bob, Charlie, and Diana with default PINs 1111, 2222, 3333, and 4444. Their initial balances are 50000, 30000, 15000, and 20000 respectively. The database performs PIN comparison, PIN update, and balance update based on enable signals

from the FSM and account controller. The balance output is continuously connected to the selected user, so the displayed balance always reflects the active account. The atm_fsm module is the core control unit of the project. It uses registered state transitions and Moore-style output control to handle the ATM sequence. The FSM includes states such as idle, PIN entry, PIN check, PIN fail, locked, menu, withdraw, deposit, balance enquiry, new PIN, confirm PIN, PIN change, transaction success, transaction fail, and session end. The active user is latched when the card is inserted, and the system moves forward only when valid input actions are received.

The FSM states and their purpose are shown below:

State	Functionality / Purpose
S_IDLE	Waiting for card insertion
S_PIN_ENTRY	Accepting PIN input from the user
S_PIN_CHECK	Sending entered PIN to database for verification
S_PIN_FAIL	Handling incorrect PIN attempt
S_LOCKED	Blocking access after three wrong PIN attempts
S_MENU	Waiting for transaction selection after authentication
S_WITHDRAW	Processing cash withdrawal
S_DEPOSIT	Processing cash deposit
S_BALANCE_ENQ	Displaying account balance
S_NEW_PIN	Accepting new PIN during PIN change
S_CONFIRM_PIN	Accepting confirmation PIN
S_PIN_CHANGE	Updating PIN if both PIN entries match
S_TXN_SUCCESS	Showing successful transaction status
S_TXN_FAIL	Showing failed transaction status
S_SESSION_END	Ending session and returning to idle

The account_ctrl module performs transaction processing only when txn_en and registered transaction confirmation are active. For withdrawal, it checks whether the amount is non-zero and less than or equal to the available balance. If valid, the new balance is calculated by subtracting the amount. For deposit, it checks whether the amount is non-zero and whether the updated balance is within the 16-bit limit. For balance enquiry, no balance update is performed, but the balance-ready signal is generated. The result of each operation is indicated using txn_done and txn_success. The lockout_ctrl module provides security by counting failed PIN attempts. Whenever the entered PIN is wrong, the FSM generates an attempt increment signal. After three wrong attempts, the locked signal becomes active and the ATM enters the locked state. In this state, authentication is disabled and the session becomes inactive. This prevents unauthorized access through repeated PIN trials.

The display_ctrl module converts the FSM state into an 8-bit display code. It generates different display values for idle, PIN entry, PIN check, PIN failure, locked condition, menu, withdrawal, deposit, balance enquiry, PIN change, success, failure, and session end. It also

displays the selected user ID. The balance is shown only when the user is authenticated; otherwise, the balance display is cleared to zero for security.

2.2 Authentication Flow

The ATM operation starts in the S_IDLE state. When the user inserts a card, the 2-bit card_id is latched as the active user, and the FSM moves to the S_PIN_ENTRY state. The user then enters the PIN through pin_in and activates the pin_enter signal. After this, the FSM moves to S_PIN_CHECK.

In the S_PIN_CHECK state, the FSM enables pin_check_en and sends the entered PIN to the user_db module. The database compares the entered PIN with the stored PIN of the selected user. If the PIN is correct, the database generates pin_match, and the FSM moves to the S_MENU state. In this state, authenticated and session_active become high, allowing the user to perform transactions.

If the entered PIN is wrong, the database generates pin_fail, and the FSM moves to S_PIN_FAIL. The failed attempt count is increased. If the number of wrong attempts is less than three, the system returns to S_PIN_ENTRY and allows another attempt. If the user enters the wrong PIN three times, the FSM moves to S_LOCKED, where the ATM blocks further access.

2.3 Transaction Flow

After successful authentication, the system enters the S_MENU state. From this state, the user can select withdrawal, deposit, balance enquiry, or PIN change using the txn_select signal. A value of 01 selects withdrawal, 10 selects deposit, and 11 selects balance enquiry. PIN change is selected when txn_select is 00 and the transaction confirmation signal is applied.

For withdrawal, the FSM moves from S_MENU to S_WITHDRAW. The account_ctrl module checks the transaction amount and compares it with the current balance from user_db. If the withdrawal amount is valid and sufficient balance is available, the balance is reduced and written back to the database. If the amount is zero or greater than the available balance, the transaction fails and the balance remains unchanged.

For deposit, the FSM moves to S_DEPOSIT. The account controller checks whether the deposit amount is valid. If the amount is non-zero and does not exceed the 16-bit balance limit after addition, the new balance is calculated and updated in the database. If the amount is invalid, the system moves to the transaction fail state.

For balance enquiry, the FSM moves to S_BALANCE_ENQ. In this operation, the account balance is not changed. The current balance of the selected user is passed from user_db to the display section. After the balance is made ready, the FSM returns to the menu state.

2.4 PIN Change Flow

The PIN change operation begins from the menu state. When the user selects PIN change, the FSM moves to S_NEW_PIN, where the new PIN is entered through new_pin_in. After

new_pin_enter is activated, the FSM moves to S_CONFIRM_PIN. In this state, the user enters the confirmation PIN through confirm_pin_in.

The FSM then moves to S_PIN_CHANGE. If the new PIN and confirm PIN are equal and the new PIN is not zero, the FSM enables pin_write_en. The user_db module updates the stored PIN of the active user and generates pin_written. After successful update, the FSM moves to S_TXN_SUCCESS. If both PIN values do not match, the FSM moves to S_TXN_FAIL.

2.5 Verification Methodology

The design is verified using the tb_atm_top Verilog testbench. A 100 MHz clock is generated using a 10 ns clock period. At the beginning of simulation, reset is applied and db_init is pulsed once to load the default user PINs and balances into the database. The testbench uses tasks for repeated actions such as card insertion, PIN entry, withdrawal, deposit, balance enquiry, PIN change, logout, and output checking.

The following test cases are verified in simulation:


Test Case ID	Verification Scenario Performed	Expected Result / System Behavior
TC1	Alice login and withdraw 5000	Balance changes from 50000 to 45000
TC2	Bob login and deposit 10000	Balance changes from 30000 to 40000
TC3	Charlie balance enquiry	Balance displays 15000
TC4	Diana PIN change from 4444 to 9999	Re-login works with new PIN
TC5	Alice enters wrong PIN three times	ATM enters locked state
TC6	Bob withdraws more than available balance	Transaction fails and balance remains 40000
TC7	Alice performs two withdrawals	Balance updates and persists correctly
TC8	Charlie and Diana sequential sessions	Each user sees only their own balance

The waveform output file tb_atm_top_behav.wcfg is used to observe the simulation signals in Vivado. Important signals such as card_inserted, card_id, pin_in, pin_enter, txn_select, txn_amount, txn_confirm, display_out, balance_out, locked, authenticated, session_active, txn_done, and txn_success are monitored. The waveform confirms that the FSM moves through the correct states, authentication works properly, transactions update balances correctly, and the lockout condition is activated after three invalid PIN attempts.

2.6 Simulation Result Summary

Signal / Condition	Expected System Behavior / Functionality
authenticated	Becomes high after correct PIN entry
session_active	Remains high during active user session
locked	Becomes high after three wrong PIN attempts
txn_done	Pulses after transaction completion
txn_success	High for successful transaction, low for failed transaction
balance_out	Shows updated balance of authenticated user
display_out	Changes according to current ATM state
user_disp	Shows selected active user ID

FSM State Diagram



IC = card_inserted
 AU = account_unlocked
 CS = cancel
 Pin = pin_enter
 PM = pin_match
 OP = btn_select

VT = txn_success
 BR = balance_ready
 NPIN = new_pin_enter
 CF = confirm_enter
 PW = pin_write
 lock = lock signal

State encoding:
 S0-S14 as listed above
 (Moore Machine)

Verilog Code:

Test Bench Code:

```
`timescale 1ns / 1ps

// =====

// Module : tb_atm_top.v

// Description : Multi-User Real ATM Full Testbench

//

// Users tested:

// Alice (ID=00, PIN=1111, Balance=50000)

// Bob (ID=01, PIN=2222, Balance=30000)

// Charlie (ID=10, PIN=3333, Balance=15000)

// Diana (ID=11, PIN=4444, Balance=20000)

//

// Test Cases:

// TC1 : Alice - correct PIN + withdraw 5000

// TC2 : Bob - correct PIN + deposit 10000

// TC3 : Charlie - correct PIN + balance enquiry

// TC4 : Diana - correct PIN + change PIN + login with new PIN

// TC5 : Alice - 3 wrong PINs ? hard lock

// TC6 : Bob - insufficient funds withdrawal

// TC7 : Alice withdraws, balance persists for next session

// TC8 : Charlie + Diana sequential sessions (DB consistency)

// =====

module tb_atm_top;

    reg    clk;

    reg    rst_n;

    reg    db_init;    // Pulse once at power-on to load factory DB defaults

    reg    card_inserted;
```



```
reg [1:0] card_id;
reg [15:0] pin_in;
reg      pin_enter;
reg [15:0] new_pin_in;
reg      new_pin_enter;
reg [15:0] confirm_pin_in;
reg      confirm_enter;
reg [1:0] txn_select;
reg [15:0] txn_amount;
reg      txn_confirm;
reg      cancel;
```

```
wire [7:0] display_out;
wire [15:0] balance_out;
wire [1:0] user_disp;
wire      locked;
wire      authenticated;
wire      session_active;
wire      txn_done;
wire      txn_success;
```

```
integer pass_count;
integer fail_count;
```

```
// DUT
```

```
atm_top u_dut (
    .clk      (clk),
    .rst_n    (rst_n),
    .db_init  (db_init),
    .card_inserted (card_inserted),
    .card_id   (card_id),
```

```
.pin_in      (pin_in),  
.pin_enter   (pin_enter),  
.new_pin_in  (new_pin_in),  
.new_pin_enter (new_pin_enter),  
.confirm_pin_in (confirm_pin_in),  
.confirm_enter (confirm_enter),  
.txn_select   (txn_select),  
.txn_amount    (txn_amount),  
.txn_confirm   (txn_confirm),  
.cancel        (cancel),  
.display_out   (display_out),  
.balance_out    (balance_out),  
.user_disp      (user_disp),  
.locked         (locked),  
.authenticated (authenticated),  
.session_active (session_active),  
.txn_done       (txn_done),  
.txn_success    (txn_success)  
);
```

```
// 100 MHz clock
```

```
initial clk = 0;
```

```
always #5 clk = ~clk;
```

```
// User IDs
```

```
parameter ALICE = 2'b00;
```

```
parameter BOB   = 2'b01;
```

```
parameter CHARLIE = 2'b10;
```

```
parameter DIANA  = 2'b11;
```

```
// PINs
```

```
parameter ALICE_PIN = 16'h1111;
parameter BOB_PIN   = 16'h2222;
parameter CHARLIE_PIN = 16'h3333;
parameter DIANA_PIN = 16'h4444;
parameter WRONG_PIN = 16'h0000;
parameter NEW_PIN   = 16'h9999;
```

```
// Initial balances
```

```
parameter ALICE_BAL = 16'd50000;
parameter BOB_BAL   = 16'd30000;
parameter CHARLIE_BAL = 16'd15000;
parameter DIANA_BAL = 16'd20000;
```

```
// -----
```

```
// Helper tasks
```

```
// -----
```

```
task wait_cycles;
```

```
    input integer n;
```

```
    integer i;
```

```
    begin
```

```
        for (i = 0; i < n; i = i + 1)
```

```
            @(posedge clk);
```

```
        #1;
```

```
    end
```

```
endtask
```

```
task apply_reset;
```

```
    begin
```

```
        rst_n      <= 1'b0;
```

```
        db_init    <= 1'b0;
```

```
        card_inserted <= 1'b0;
```

```

    card_id    <= 2'b00;
    pin_in     <= 16'h0000;
    pin_enter  <= 1'b0;
    new_pin_in <= 16'h0000;
    new_pin_enter <= 1'b0;
    confirm_pin_in <= 16'h0000;
    confirm_enter <= 1'b0;
    txn_select <= 2'b00;
    txn_amount <= 16'd0;
    txn_confirm <= 1'b0;
    cancel     <= 1'b0;

    wait_cycles(5);
    rst_n <= 1'b1;

    // Pulse db_init for ONE cycle to load factory DB defaults.
    // This only runs at simulation start - never called again.
    db_init <= 1'b1;
    wait_cycles(1);
    db_init <= 1'b0;
    wait_cycles(3);

    $display("[RESET] Power-on reset - factory DB values loaded (all 4 users)");

end
endtask

// clear_lockout: resets FSM/lockout state WITHOUT touching the database.
// Use this instead of apply_reset between test cases so that balance
// and PIN changes from earlier TCs are preserved.
task clear_lockout;
begin
    rst_n    <= 1'b0;
    card_inserted <= 1'b0;
    cancel    <= 1'b0;

```

```

        // db_init stays LOW - DB is untouched

        wait_cycles(5);

        rst_n <= 1'b1;

        wait_cycles(3);

        $display("[RST] Lockout cleared - DB state preserved (balances/PINs intact)");

    end

endtask

```

```

task insert_card_user;

    input [1:0] uid;

    input [63:0] name; // 8-char string

    begin

        card_id    <= uid;

        card_inserted <= 1'b1;

        wait_cycles(2);

        $display("[CARD] Card inserted - User %0d at %0t", uid, $time);

    end

endtask

```

```

task enter_pin;

    input [15:0] pin;

    begin

        pin_in    <= pin;

        wait_cycles(2);

        pin_enter <= 1'b1;

        wait_cycles(1);

        pin_enter <= 1'b0;

        wait_cycles(8);

        $display("[PIN] Entered PIN=%h at %0t", pin, $time);

    end

endtask

```

```

task do_withdraw;

    input [15:0] amount;

    begin

        txn_select <= 2'b01;

        txn_amount <= amount;

        wait_cycles(2);

        txn_confirm <= 1'b1;

        wait_cycles(1);

        txn_confirm <= 1'b0;

        txn_select <= 2'b00;

        wait_cycles(8);

        $display("[TXN] Withdraw %0d | ok=%b | bal=%0d",

            amount, txn_success, balance_out);

    end

endtask

```

```

task do_deposit;

    input [15:0] amount;

    begin

        txn_select <= 2'b10;

        txn_amount <= amount;

        wait_cycles(2);

        txn_confirm <= 1'b1;

        wait_cycles(1);

        txn_confirm <= 1'b0;

        txn_select <= 2'b00;

        wait_cycles(8);

        $display("[TXN] Deposit %0d | ok=%b | bal=%0d",

            amount, txn_success, balance_out);

    end

```

```
endtask
```

```
task do_balance;
```

```
begin
```

```
    txn_select <= 2'b11;
```

```
    wait_cycles(2);
```

```
    txn_confirm <= 1'b1;
```

```
    wait_cycles(1);
```

```
    txn_confirm <= 1'b0;
```

```
    txn_select <= 2'b00;
```

```
    wait_cycles(8);
```

```
    $display("[BAL] Balance = Rs.%0d at %0t", balance_out, $time);
```

```
end
```

```
endtask
```

```
task do_change_pin;
```

```
input [15:0] npin;
```

```
input [15:0] cpin;
```

```
begin
```

```
    txn_select <= 2'b00;
```

```
    txn_confirm <= 1'b1;
```

```
    wait_cycles(1);
```

```
    txn_confirm <= 1'b0;
```

```
    txn_select <= 2'b00;
```

```
    wait_cycles(3);
```

```
    new_pin_in <= npin;
```

```
    wait_cycles(2);
```

```
    new_pin_enter <= 1'b1;
```

```
    wait_cycles(1);
```

```
    new_pin_enter <= 1'b0;
```

```
    wait_cycles(3);
```

```

    confirm_pin_in <= cpin;

    wait_cycles(2);

    confirm_enter <= 1'b1;

    wait_cycles(1);

    confirm_enter <= 1'b0;

    wait_cycles(10);

    $display("[PIN] Change PIN: new=%h confirm=%h | ok=%b",
        npin, cpin, txn_success);

end

endtask

task do_logout;
begin
    cancel    <= 1'b1;

    wait_cycles(1);

    cancel    <= 1'b0;

    card_inserted <= 1'b0;

    wait_cycles(5);

    $display("[OUT] Session ended - card returned");

end

endtask

task check;

input    cond;

input [255:0] lbl;

begin
    if (cond) begin
        $display(" [PASS] %s", lbl);

        pass_count = pass_count + 1;

    end else begin
        $display(" [FAIL] %s", lbl);
    end
end

```



```

        fail_count = fail_count + 1;
    end
end
endtask

```

```

task tc_header;
    input integer n;
    input [255:0] desc;
    begin
        $display("");

        $display("=====");
        $display(" TC%0d : %s", n, desc);

        $display("=====");
    end
endtask

```

```

// =====
// MAIN TEST SEQUENCE
// =====

```

```

initial begin
    pass_count = 0;
    fail_count = 0;
    db_init    = 1'b0;
    $dumpfile("atm_multiuser.vcd");
    $dumpvars(0, tb_atm_top);

    $display("");
    $display("*****");
    $display(" MULTI-USER REAL ATM SYSTEM - FULL TESTBENCH");

```

```
$display(" Alice(00)=50000 | Bob(01)=30000 |");  
$display(" Charlie(10)=15000 | Diana(11)=20000");  
$display("*****");
```

```
apply_reset;
```

```
// =====
```

```
// TC1: Alice - correct PIN + withdraw 5000
```

```
// Expect: balance 50000 - 5000 = 45000
```

```
// =====
```

```
tc_header(1, "Alice (ID=00) - Login + Withdraw Rs.5000");
```

```
insert_card_user(ALICE, "Alice ");
```

```
enter_pin(ALICE_PIN);
```

```
wait_cycles(3);
```

```
check(authenticated == 1'b1, "Alice authenticated");
```

```
check(user_disp == ALICE, "Correct user selected");
```

```
do_withdraw(16'd5000);
```

```
wait_cycles(5);
```

```
check(txn_success == 1'b1, "Withdrawal accepted");
```

```
check(balance_out == 16'd45000, "Alice balance = 45000");
```

```
do_logout;
```

```
// =====
```

```
// TC2: Bob - correct PIN + deposit 10000
```

```
// Expect: balance 30000 + 10000 = 40000
```

```
// =====
```

```
tc_header(2, "Bob (ID=01) - Login + Deposit Rs.10000");
```

```
insert_card_user(BOB, "Bob ");
```

```
enter_pin(BOB_PIN);
```

```
wait_cycles(3);
```

```
check(authenticated == 1'b1, "Bob authenticated");
```

```
do_deposit(16'd10000);
```

```
wait_cycles(5);
```

```
check(txn_success == 1'b1, "Deposit accepted");
```

```
check(balance_out == 16'd40000, "Bob balance = 40000");
```

```
do_logout;
```

```
// =====
```

```
// TC3: Charlie - correct PIN + balance enquiry
```

```
// Expect: balance shows 15000
```

```
// =====
```

```
tc_header(3, "Charlie (ID=10) - Login + Balance Enquiry");
```

```
insert_card_user(CHARLIE, "Charlie ");
```

```
enter_pin(CHARLIE_PIN);
```

```
wait_cycles(3);
```

```
check(authenticated == 1'b1, "Charlie authenticated");
```

```
do_balance;
```

```
wait_cycles(5);
```

```
check(balance_out == 16'd15000, "Charlie balance = 15000");
```

```
do_logout;
```

```
// =====
```

```
// TC4: Diana - correct PIN + change PIN + re-login
```

```
// Change 4444 ? 9999, then login with 9999
```

```
// =====
```

```
tc_header(4, "Diana (ID=11) - Change PIN 4444->9999 + Re-login");
```

```
insert_card_user(DIANA, "Diana ");
```

```
enter_pin(DIANA_PIN);
```

```
wait_cycles(3);
```

```
check(authenticated == 1'b1, "Diana authenticated");
```

```
do_change_pin(NEW_PIN, NEW_PIN); // 9999 == 9999 ? accepted
```

```
wait_cycles(5);
```

```
check(txn_success == 1'b1, "PIN changed successfully");
```

```
do_logout;
```

```
// Re-login with new PIN 9999
```

```
insert_card_user(DIANA, "Diana ");
```

```
enter_pin(NEW_PIN); // Should work now
```

```
wait_cycles(3);
```

```
check(authenticated == 1'b1, "Diana re-login with new PIN 9999");
```

```
check(balance_out == DIANA_BAL, "Diana balance unchanged after PIN change");
```

```
do_logout;
```

```
// =====
```

```
// TC5: Alice - 3 wrong PINs ? hard lock
```

```
// (Alice balance should be 45000 from TC1 - persists)
```

```
// =====
```

```
tc_header(5, "Alice (ID=00) - 3 Wrong PINs ? Hard Lock");
```

```
insert_card_user(ALICE, "Alice ");
```

```
enter_pin(WRONG_PIN); // Attempt 1
```

```
wait_cycles(5);
```

```
check(locked == 1'b0, "Not locked after attempt 1");
```

```
enter_pin(WRONG_PIN); // Attempt 2
```

```
wait_cycles(5);
```

```
check(locked == 1'b0, "Not locked after attempt 2");
```

```
enter_pin(WRONG_PIN); // Attempt 3 - triggers lock
```

```

wait_cycles(30);

$display("[TC5] After 3rd wrong: locked=%b session=%b auth=%b",
        locked, session_active, authenticated);

check(locked == 1'b1, "LOCKED after 3 wrong PINs");
check(authenticated == 1'b0, "Not authenticated");
check(session_active == 1'b0, "Session inactive");


// Card re-insert attempt - must stay locked
card_inserted <= 1'b1;
wait_cycles(5);
check(locked == 1'b1, "Still locked after card re-insert");
card_inserted <= 1'b0;


clear_lockout; // Clears FSM/lock state - DB balances and PINs are preserved
wait_cycles(3);
check(locked == 1'b0, "Lock cleared after clear_lockout");


// =====

// TC6: Bob - insufficient funds (try to withdraw 50000 from 40000)
// Bob had 40000 after TC2 deposit - DB persists across reset.
// =====

tc_header(6, "Bob (ID=01) - Insufficient Funds Withdrawal");
insert_card_user(BOB, "Bob ");
enter_pin(BOB_PIN);
wait_cycles(3);
check(authenticated == 1'b1, "Bob authenticated");
check(balance_out == 16'd40000, "Bob balance persists at 40000 from TC2");


do_withdraw(16'd50000); // More than 40000
wait_cycles(5);
check(txn_success == 1'b0, "Withdrawal rejected correctly");

```

```

check(balance_out == 16'd40000, "Bob balance unchanged at 40000");
do_logout;

// =====

// TC7: Balance persistence within session
// Alice starts at 45000 (persisted from TC1 withdrawal of 5000).
// Withdraws twice - balance updates both times.
// =====

tc_header(7, "Alice - Balance Persists Across Two Withdrawals");
insert_card_user(ALICE, "Alice ");
enter_pin(ALICE_PIN);
wait_cycles(3);
check(balance_out == 16'd45000, "Alice starts at 45000 (persisted from TC1)");

do_withdraw(16'd10000); // 45000 - 10000 = 35000
wait_cycles(5);
check(balance_out == 16'd35000, "Alice balance = 35000 after 1st withdraw");

do_withdraw(16'd15000); // 35000 - 15000 = 20000
wait_cycles(5);
check(balance_out == 16'd20000, "Alice balance = 20000 after 2nd withdraw");

do_balance; // Should still show 20000
wait_cycles(5);
check(balance_out == 16'd20000, "Balance enquiry shows 20000");
do_logout;

// =====

// TC8: Sequential sessions - Charlie then Diana
// Verify DB is consistent and users don't see each other's data.
// Diana's PIN is still 9999 (changed in TC4, DB persists across reset).

```

```

// =====

tc_header(8, "DB Consistency - Charlie then Diana sequential");

insert_card_user(CHARLIE, "Charlie ");
enter_pin(CHARLIE_PIN);
wait_cycles(3);
check(authenticated == 1'b1, "Charlie authenticated");
check(balance_out == CHARLIE_BAL, "Charlie sees own balance 15000");
check(user_disp == CHARLIE, "user_disp = Charlie");
do_deposit(16'd5000);
wait_cycles(5);
check(balance_out == 16'd20000, "Charlie balance = 20000 after deposit");
do_logout;

// Diana logs in - should see her own balance, not Charlie's.
// PIN is 9999 (changed in TC4 - persisted because DB was not wiped).
insert_card_user(DIANA, "Diana ");
enter_pin(NEW_PIN); // 9999 - persisted from TC4
wait_cycles(3);
check(authenticated == 1'b1, "Diana authenticated with persisted PIN 9999");
check(balance_out == DIANA_BAL, "Diana sees own balance 20000, not Charlie's");
check(user_disp == DIANA, "user_disp = Diana");
do_logout;

// Charlie logs in again - should still see his updated 20000
insert_card_user(CHARLIE, "Charlie ");
enter_pin(CHARLIE_PIN);
wait_cycles(3);
check(balance_out == 16'd20000, "Charlie balance persists at 20000");
do_logout;

// =====

```

```

// FINAL REPORT

// =====

$display("");

$display("*****");

$display(" SIMULATION COMPLETE");

$display(" PASSED : %0d", pass_count);

$display(" FAILED : %0d", fail_count);

$display(" TOTAL : %0d", pass_count + fail_count);

$display("*****");

$display("");

if (fail_count == 0)
    $display(" >> ALL TESTS PASSED - Multi-User ATM Verified <<");
else
    $display(" >> %0d FAILED - Check waveforms <<", fail_count);

$display("");

$finish;

end

// Watchdog

initial begin
    #1000000;

    $display("[WATCHDOG] Timeout");

    $finish;

end

// FSM state monitor

reg [3:0] prev_state;

always @(posedge clk) begin
    prev_state <= u_dut.u_atm_fsm.current_state;

```



```

if (u_dut.u_atm_fsm.current_state !== prev_state) begin
    case (u_dut.u_atm_fsm.current_state)
        4'd0: $display("[FSM] -> IDLE      at %0t", $time);
        4'd1: $display("[FSM] -> PIN_ENTRY at %0t", $time);
        4'd2: $display("[FSM] -> PIN_CHECK at %0t", $time);
        4'd3: $display("[FSM] -> PIN_FAIL  at %0t", $time);
        4'd4: $display("[FSM] -> LOCKED   at %0t", $time);
        4'd5: $display("[FSM] -> MENU     at %0t", $time);
        4'd6: $display("[FSM] -> WITHDRAW at %0t", $time);
        4'd7: $display("[FSM] -> DEPOSIT  at %0t", $time);
        4'd8: $display("[FSM] -> BALANCE_ENQ at %0t", $time);
        4'd9: $display("[FSM] -> NEW_PIN   at %0t", $time);
        4'd10: $display("[FSM] -> CONFIRM_PIN at %0t", $time);
        4'd11: $display("[FSM] -> PIN_CHANGE at %0t", $time);
        4'd12: $display("[FSM] -> SUCCESS   at %0t", $time);
        4'd13: $display("[FSM] -> FAIL     at %0t", $time);
        4'd14: $display("[FSM] -> SESSION_END at %0t", $time);
    endcase
end
end
endmodule

```

DUT FILE:

```

`timescale 1ns / 1ps

// =====

// Module : atm_top.v (FIXED)

// FIX: account_ctrl.txn_confirm driven by fsm.txn_confirm_r

// (registered) - eliminates timing race where raw txn_confirm

// pulse went low before txn_en even rose.

```

```
// =====

module atm_top (
    input wire    clk,
    input wire    rst_n,
    input wire    db_init,    // Pulse once at startup to load factory DB defaults
    input wire    card_inserted,
    input wire [1:0] card_id,
    input wire [15:0] pin_in,
    input wire    pin_enter,
    input wire [15:0] new_pin_in,
    input wire    new_pin_enter,
    input wire [15:0] confirm_pin_in,
    input wire    confirm_enter,
    input wire [1:0] txn_select,
    input wire [15:0] txn_amount,
    input wire    txn_confirm,
    input wire    cancel,
    output wire [7:0] display_out,
    output wire [15:0] balance_out,
    output wire [1:0] user_disp,
    output wire    locked,
    output wire    authenticated,
    output wire    session_active,
    output wire    txn_done,
    output wire    txn_success
);

    wire    fsm_pin_check_en;
    wire [15:0] fsm_pin_attempt;
    wire    fsm_pin_write_en;
```

```

wire [15:0] fsm_new_pin;

wire [1:0] fsm_active_user;

wire      db_pin_match, db_pin_fail, db_pin_written, db_bal_written;

wire [15:0] db_balance_out;

wire [15:0] acct_new_balance;

wire      acct_bal_write_en;

wire      acct_txn_done, acct_txn_success, acct_balance_ready;

wire      fsm_txn_en;

wire [1:0] fsm_txn_type;

wire      fsm_txn_confirm_r; // FIX: registered txn_confirm

wire      fsm_attempt_inc, fsm_attempt_rst;

wire      lock_locked;

wire [1:0] lock_attempt_count;

wire [3:0] fsm_state_out;

wire      fsm_authenticated, fsm_session_active, fsm_locked_out;

wire [15:0] disp_balance;

wire [1:0] disp_user;


assign locked      = fsm_locked_out;

assign authenticated = fsm_authenticated;

assign session_active = fsm_session_active;

assign txn_done      = acct_txn_done;

assign txn_success    = acct_txn_success;

assign balance_out    = disp_balance;

assign user_disp      = disp_user;


user_db u_user_db (
    .clk(clk), .rst_n(rst_n), .db_init(db_init),
    .user_id(fsm_active_user),
    .pin_attempt(fsm_pin_attempt), .pin_check_en(fsm_pin_check_en),
    .pin_match(db_pin_match), .pin_fail(db_pin_fail),

```

```

        .new_pin(fsm_new_pin), .pin_write_en(fsm_pin_write_en),
        .pin_written(db_pin_written),
        .balance_out(db_balance_out),
        .new_balance(acct_new_balance), .bal_write_en(acct_bal_write_en),
        .bal_written(db_bal_written)
    );

```

```

atm_fsm u_atm_fsm (
    .clk(clk), .rst_n(rst_n),
    .card_inserted(card_inserted), .card_id(card_id),
    .pin_in(pin_in), .pin_enter(pin_enter),
    .new_pin_in(new_pin_in), .new_pin_enter(new_pin_enter),
    .confirm_pin_in(confirm_pin_in), .confirm_enter(confirm_enter),
    .txn_select(txn_select), .txn_amount(txn_amount),
    .txn_confirm(txn_confirm), .cancel(cancel),
    .pin_match(db_pin_match), .pin_fail(db_pin_fail),
    .pin_written(db_pin_written), .bal_written(db_bal_written),
    .txn_done(acct_txn_done), .txn_success(acct_txn_success),
    .balance_ready(acct_balance_ready),
    .pin_check_en(fsm_pin_check_en), .pin_attempt(fsm_pin_attempt),
    .pin_write_en(fsm_pin_write_en), .new_pin_out(fsm_new_pin),
    .active_user(fsm_active_user),
    .attempt_inc(fsm_attempt_inc), .attempt_rst(fsm_attempt_rst),
    .txn_en(fsm_txn_en), .txn_type(fsm_txn_type),
    .txn_confirm_r(fsm_txn_confirm_r),    // FIX
    .session_active(fsm_session_active),
    .authenticated(fsm_authenticated),
    .locked_out(fsm_locked_out),
    .state_out(fsm_state_out)
);

```

```
// FIX: use fsm_txn_confirm_r (registered) not raw txn_confirm
account_ctrl u_account_ctrl (
    .clk(clk), .rst_n(rst_n),
    .txn_en(fsm_txn_en), .txn_type(fsm_txn_type),
    .txn_confirm(fsm_txn_confirm_r),      // FIX
    .txn_amount(txn_amount),
    .balance_in(db_balance_out),
    .new_balance(acct_new_balance), .bal_write_en(acct_bal_write_en),
    .txn_done(acct_txn_done), .txn_success(acct_txn_success),
    .balance_ready(acct_balance_ready)
);
```

```
lockout_ctrl u_lockout_ctrl (
    .clk(clk), .rst_n(rst_n),
    .attempt_inc(fsm_attempt_inc), .attempt_rst(fsm_attempt_rst),
    .locked(lock_locked), .attempt_count(lock_attempt_count)
);
```

```
display_ctrl u_display_ctrl (
    .clk(clk), .rst_n(rst_n),
    .state_in(fsm_state_out),
    .active_user(fsm_active_user),
    .authenticated(fsm_authenticated),
    .balance_in(db_balance_out),
    .locked_in(fsm_locked_out),
    .display_out(display_out),
    .balance_disp(disb_balance),
    .user_disp(disb_user)
);
```

Endmodule

User Db:

```
`timescale 1ns / 1ps

// =====

// Module : lockout_ctrl.v
// Description : Per-user 3-Attempt Hard Lock
// Verilog-2001 | Synthesizable | Xilinx Vivado
// =====

module lockout_ctrl (
    input wire    clk,
    input wire    rst_n,
    input  wire   attempt_inc,
    input  wire   attempt_rst,
    output reg    locked,
    output reg [1:0] attempt_count
);

    parameter MAX_ATTEMPTS = 2'd3;

    always @(posedge clk) begin
        if (!rst_n) begin
            attempt_count <= 2'd0;
            locked        <= 1'b0;
        end
        else if (locked) begin
            locked <= 1'b1;
        end
        else if (attempt_inc) begin
```

```

        if (attempt_count >= MAX_ATTEMPTS - 1) begin
            attempt_count <= attempt_count + 2'd1;
            locked      <= 1'b1;
        end
    else begin
        attempt_count <= attempt_count + 2'd1;
    end
end

else if (attempt_rst) begin
    attempt_count <= 2'd0;
    locked      <= 1'b0;
end

end

endmodule

```

ATM FSM :

```

`timescale 1ns / 1ps

// =====
// Module : atm_fsm.v (FIXED)
// Description : Multi-User Real ATM FSM
//
// FIXES:
// 1. active_user latched in S_IDLE when card_inserted (correct).
//    Added one-cycle settle: card_id sampled on the posedge after
//    card_inserted rises, before FSM leaves IDLE.
//
// 2. txn_confirm is registered (txn_confirm_r) so that
//    account_ctrl sees txn_en HIGH together with txn_confirm_r.
//    Original: txn_confirm pulse came BEFORE txn_en rose ?

```

```

// account_ctrl never fired ? old balance used for next user.
//
// 3. S_WITHDRAW / S_DEPOSIT next-state: removed stale
// "txn_confirm &&" guard from combinational check; only
// txn_done is needed (account_ctrl fires autonomously).
//
// 4. S_PIN_CHANGE: stays in state until pin_written pulse arrives
// (was immediately transitioning before user_db could respond).
//
// 5. txn_confirm_r exposed as output so account_ctrl can use it.
// =====

```

```

module atm_fsm (
    input wire    clk,
    input wire    rst_n,

    input wire    card_inserted,
    input wire [1:0] card_id,

    input wire [15:0] pin_in,
    input wire    pin_enter,
    input wire [15:0] new_pin_in,
    input wire    new_pin_enter,
    input wire [15:0] confirm_pin_in,
    input wire    confirm_enter,
    input wire [1:0] txn_select,
    input wire [15:0] txn_amount,
    input wire    txn_confirm,
    input wire    cancel,

    input wire    pin_match,

```



```

input wire    pin_fail,
input wire    pin_written,
input wire    bal_written,

input wire    txn_done,
input wire    txn_success,
input wire    balance_ready,

output reg     pin_check_en,
output reg [15:0] pin_attempt,
output reg     pin_write_en,
output reg [15:0] new_pin_out,
output reg [1:0] active_user,

output reg     attempt_inc,
output reg     attempt_rst,

output reg     txn_en,
output reg [1:0] txn_type,
// FIX 2: registered txn_confirm forwarded to account_ctrl
output reg     txn_confirm_r,

output reg     session_active,
output reg     authenticated,
output reg     locked_out,
output reg [3:0] state_out
);

parameter [3:0]
    S_IDLE      = 4'd0,
    S_PIN_ENTRY = 4'd1,

```

```

S_PIN_CHECK = 4'd2,
S_PIN_FAIL  = 4'd3,
S_LOCKED    = 4'd4,
S_MENU      = 4'd5,
S_WITHDRAW  = 4'd6,
S_DEPOSIT   = 4'd7,
S_BALANCE_ENQ = 4'd8,
S_NEW_PIN   = 4'd9,
S_CONFIRM_PIN = 4'd10,
S_PIN_CHANGE = 4'd11,
S_TXN_SUCCESS = 4'd12,
S_TXN_FAIL   = 4'd13,
S_SESSION_END = 4'd14;

parameter [1:0] MAX_ATTEMPTS = 2'd3;

reg [3:0] current_state, next_state;
reg [1:0] attempt_reg;
reg      internal_locked;

reg [15:0] latched_new_pin, latched_confirm;
reg      new_pin_latched, confirm_latched;

// -----
// Sequential: state, latches, attempt counter
// -----

always @(posedge clk) begin
    if (!rst_n) begin
        current_state <= S_IDLE;
        attempt_reg   <= 2'd0;
        internal_locked <= 1'b0;
    end
end

```

```

    active_user    <= 2'd0;

    latched_new_pin <= 16'h0000;

    latched_confirm <= 16'h0000;

    new_pin_latched <= 1'b0;

    confirm_latched <= 1'b0;

    txn_confirm_r  <= 1'b0;
end

else begin

    current_state <= next_state;

    // FIX 1: Latch user ID while in IDLE (card_id is stable)
    if (current_state == S_IDLE && card_inserted && !internal_locked)
        active_user <= card_id;

    // FIX 2: Register txn_confirm - now aligned with txn_en
    txn_confirm_r <= txn_confirm;

    if (new_pin_enter) begin
        latched_new_pin <= new_pin_in;

        new_pin_latched <= 1'b1;
    end

    if (confirm_enter) begin
        latched_confirm <= confirm_pin_in;

        confirm_latched <= 1'b1;
    end

    if (current_state == S_PIN_CHANGE) begin
        new_pin_latched <= 1'b0;

        confirm_latched <= 1'b0;
    end

    // Attempt counter

```

```

    if (current_state == S_PIN_FAIL) begin
        if (attempt_reg >= MAX_ATTEMPTS - 1)
            internal_locked <= 1'b1;
        else
            attempt_reg <= attempt_reg + 2'd1;
        end
    else if (current_state == S_MENU) begin
        attempt_reg <= 2'd0;
        internal_locked <= 1'b0;
    end
end

end

// -----
// Combinational next-state
// -----

always @(*) begin
    next_state = current_state;

    case (current_state)
        S_IDLE: begin
            if (card_inserted && !internal_locked)
                next_state = S_PIN_ENTRY;
            else if (internal_locked)
                next_state = S_LOCKED;
            end
        S_PIN_ENTRY: begin
            if (cancel)
                next_state = S_SESSION_END;
            else if (pin_enter)
                next_state = S_PIN_CHECK;
            end
    end
end

```

```
S_PIN_CHECK: begin
    if (pin_match)    next_state = S_MENU;
    else if (pin_fail) next_state = S_PIN_FAIL;
end
```

```
S_PIN_FAIL: begin
    if (attempt_reg >= MAX_ATTEMPTS - 1)
        next_state = S_LOCKED;
    else
        next_state = S_PIN_ENTRY;
end
```

```
S_LOCKED: next_state = S_LOCKED;
```

```
S_MENU: begin
    if (cancel)
        next_state = S_SESSION_END;
    else if (txn_select == 2'b01)
        next_state = S_WITHDRAW;
    else if (txn_select == 2'b10)
        next_state = S_DEPOSIT;
    else if (txn_select == 2'b11)
        next_state = S_BALANCE_ENQ;
    else if (txn_select == 2'b00 && txn_confirm)
        next_state = S_NEW_PIN;
end
```

```
S_WITHDRAW: begin
    if (cancel)
        next_state = S_MENU;
```

```
// FIX 3: only check txn_done (no txn_confirm guard)

else if (txn_done)

    next_state = txn_success ? S_TXN_SUCCESS : S_TXN_FAIL;

end
```

```
S_DEPOSIT: begin

    if (cancel)

        next_state = S_MENU;

// FIX 3

    else if (txn_done)

        next_state = txn_success ? S_TXN_SUCCESS : S_TXN_FAIL;

end
```

```
S_BALANCE_ENQ: begin

    if (balance_ready || txn_done || cancel)

        next_state = S_MENU;

end
```

```
S_NEW_PIN: begin

    if (cancel)        next_state = S_MENU;

    else if (new_pin_enter) next_state = S_CONFIRM_PIN;

end
```

```
S_CONFIRM_PIN: begin

    if (cancel)        next_state = S_MENU;

    else if (confirm_enter) next_state = S_PIN_CHANGE;

end
```

```
// FIX 4: hold in PIN_CHANGE until user_db responds
```

```
S_PIN_CHANGE: begin

    if (pin_written) next_state = S_TXN_SUCCESS;
```

```

        // stay here if pins mismatch ? go to FAIL after 1 cycle

        else if (latched_new_pin != latched_confirm ||

                latched_new_pin == 16'h0000)

            next_state = S_TXN_FAIL;

        // else stay and wait for pin_written
    end

    S_TXN_SUCCESS: next_state = S_MENU;

    S_TXN_FAIL:  next_state = S_MENU;

    S_SESSION_END: next_state = S_IDLE;

    default:     next_state = S_IDLE;

endcase

end

// -----
// Registered Moore outputs
// -----

always @(posedge clk) begin

    if (!rst_n) begin

        pin_check_en <= 1'b0;

        pin_attempt  <= 16'h0000;

        pin_write_en <= 1'b0;

        new_pin_out  <= 16'h0000;

        attempt_inc  <= 1'b0;

        attempt_rst  <= 1'b0;

        txn_en       <= 1'b0;

        txn_type     <= 2'b00;

        session_active <= 1'b0;

        authenticated <= 1'b0;

        locked_out    <= 1'b0;

        state_out     <= 4'd0;
    end
end

```

```

end

else begin

    pin_check_en <= 1'b0;
    pin_write_en <= 1'b0;
    attempt_inc  <= 1'b0;
    attempt_rst  <= 1'b0;
    txn_en       <= 1'b0;
    txn_type     <= 2'b00;
    session_active <= 1'b0;
    authenticated <= 1'b0;
    locked_out    <= 1'b0;
    state_out     <= current_state;

    case (current_state)

        S_IDLE:    locked_out  <= internal_locked;

        S_PIN_ENTRY: begin
            session_active <= 1'b1;
            pin_attempt    <= pin_in;
        end

        S_PIN_CHECK: begin
            session_active <= 1'b1;
            pin_check_en  <= 1'b1;
            pin_attempt    <= pin_in;
        end

        S_PIN_FAIL: begin
            session_active <= 1'b1;
            attempt_inc    <= 1'b1;
        end

    end

```



```
S_LOCKED:    locked_out  <= 1'b1;
```

```
S_MENU: begin
```

```
    session_active <= 1'b1;
```

```
    authenticated  <= 1'b1;
```

```
    attempt_rst   <= 1'b1;
```

```
end
```

```
S_WITHDRAW: begin
```

```
    session_active <= 1'b1;
```

```
    authenticated  <= 1'b1;
```

```
    txn_en         <= 1'b1;
```

```
    txn_type       <= 2'b01;
```

```
end
```

```
S_DEPOSIT: begin
```

```
    session_active <= 1'b1;
```

```
    authenticated  <= 1'b1;
```

```
    txn_en         <= 1'b1;
```

```
    txn_type       <= 2'b10;
```

```
end
```

```
S_BALANCE_ENQ: begin
```

```
    session_active <= 1'b1;
```

```
    authenticated  <= 1'b1;
```

```
    txn_en         <= 1'b1;
```

```
    txn_type       <= 2'b11;
```

```
end
```

```
S_NEW_PIN: begin
```

```
    session_active <= 1'b1;  
    authenticated <= 1'b1;  
end
```

```
S_CONFIRM_PIN: begin  
    session_active <= 1'b1;  
    authenticated <= 1'b1;  
end
```

```
S_PIN_CHANGE: begin  
    session_active <= 1'b1;  
    authenticated <= 1'b1;  
    if (latched_new_pin == latched_confirm &&  
        latched_new_pin != 16'h0000) begin  
        pin_write_en <= 1'b1;  
        new_pin_out <= latched_new_pin;  
    end  
end
```

```
S_TXN_SUCCESS: begin  
    session_active <= 1'b1;  
    authenticated <= 1'b1;  
end
```

```
S_TXN_FAIL: begin  
    session_active <= 1'b1;  
    authenticated <= 1'b1;  
end
```

```
S_SESSION_END: begin  
    session_active <= 1'b0;
```

```

        authenticated <= 1'b0;

    end

    default: session_active <= 1'b0;

endcase

end

end

```

```
endmodule
```

ACCOUNT CTRL :

```

`timescale 1ns / 1ps

// =====

// Module : account_ctrl.v (FIXED)

// Description : Transaction Controller for Real ATM

//

// FIXES:

// 1. txn_confirm input now connected to FSM's txn_confirm_r
//    (registered version), so it arrives one cycle AFTER
//    txn_en goes high. Previously txn_confirm went low before
//    txn_en even rose - account_ctrl never triggered.
//

// 2. Removed local txn_processed flag dependency on txn_en
//    de-assertion timing; flag still clears correctly on
//    txn_en low but no longer causes double-fire.
//

// Verilog-2001 | Synthesizable | Xilinx Vivado

// =====

module account_ctrl (
    input wire    clk,

```

```

input wire    rst_n,

input wire    txn_en,
input wire [1:0] txn_type,
// FIX: this is now connected to fsm.txn_confirm_r (registered)
input wire    txn_confirm,

input wire [15:0] txn_amount,
input wire [15:0] balance_in,

output reg [15:0] new_balance,
output reg    bal_write_en,

output reg    txn_done,
output reg    txn_success,
output reg    balance_ready
);

parameter TXN_WITHDRAW = 2'b01;
parameter TXN_DEPOSIT  = 2'b10;
parameter TXN_BALANCE  = 2'b11;

reg txn_processed;

always @(posedge clk) begin
    if (!rst_n) begin
        new_balance <= 16'd0;
        bal_write_en <= 1'b0;
        txn_done     <= 1'b0;
        txn_success  <= 1'b0;
        txn_processed <= 1'b0;
    end
end

```

```

        balance_ready <= 1'b0;
end
else begin
    // Clear single-cycle pulses
    txn_done    <= 1'b0;
    bal_write_en <= 1'b0;
    balance_ready <= 1'b0;

    // Reset processed flag when FSM de-asserts txn_en
    if (!txn_en)
        txn_processed <= 1'b0;

    if (txn_en && txn_confirm && !txn_processed) begin
        txn_processed <= 1'b1;

        case (txn_type)

            TXN_WITHDRAW: begin
                if (txn_amount == 16'd0) begin
                    txn_done    <= 1'b1;
                    txn_success <= 1'b0;
                end
                else if (txn_amount <= balance_in) begin
                    new_balance <= balance_in - txn_amount;
                    bal_write_en <= 1'b1;
                    txn_done    <= 1'b1;
                    txn_success <= 1'b1;
                end
            end
            else begin
                txn_done    <= 1'b1;
                txn_success <= 1'b0;
            end
        end
    end
end

```

```

        end
    end

    TXN_DEPOSIT: begin
        if(txn_amount == 16'd0) begin
            txn_done    <= 1'b1;
            txn_success <= 1'b0;
        end
        else if ((balance_in + txn_amount) <= 16'hFFFF) begin
            new_balance <= balance_in + txn_amount;
            bal_write_en <= 1'b1;
            txn_done    <= 1'b1;
            txn_success <= 1'b1;
        end
        else begin
            txn_done    <= 1'b1;
            txn_success <= 1'b0;
        end
    end

    TXN_BALANCE: begin
        balance_ready <= 1'b1;
        txn_done      <= 1'b1;
        txn_success   <= 1'b1;
    end

    default: begin
        txn_done    <= 1'b1;
        txn_success <= 1'b0;
    end
end

```

```
        endcase
    end
end
end
```

```
endmodule
```

LOCKOUT CTRL:

```
`timescale 1ns / 1ps
```

```
// =====
// Module : lockout_ctrl.v
// Description : Per-user 3-Attempt Hard Lock
// Verilog-2001 | Synthesizable | Xilinx Vivado
// =====
```

```
module lockout_ctrl (
    input wire    clk,
    input wire    rst_n,
    input  wire    attempt_inc,
    input  wire    attempt_rst,
    output reg     locked,
    output reg [1:0] attempt_count
);
```

```
parameter MAX_ATTEMPTS = 2'd3;
```

```
always @(posedge clk) begin
    if (!rst_n) begin
        attempt_count <= 2'd0;
        locked        <= 1'b0;
    end
end
```

```

    else if (locked) begin
        locked <= 1'b1;
    end
    else if (attempt_inc) begin
        if (attempt_count >= MAX_ATTEMPTS - 1) begin
            attempt_count <= attempt_count + 2'd1;
            locked <= 1'b1;
        end
        else begin
            attempt_count <= attempt_count + 2'd1;
        end
    end
    else if (attempt_rst) begin
        attempt_count <= 2'd0;
        locked <= 1'b0;
    end
end

endmodule

```

DISPLAY CTRL:

```

`timescale 1ns / 1ps

// =====

// Module : display_ctrl.v
// Description : Display Controller — Multi-User Real ATM
// Verilog-2001 | Synthesizable | Xilinx Vivado
// =====

module display_ctrl (
    input wire    clk,

```



```

input wire    rst_n,
input wire [3:0] state_in,
input wire [1:0] active_user, // Show which user is logged in
input wire    authenticated,
input wire [15:0] balance_in, // From user_db (live)
input wire    locked_in,
output reg [7:0] display_out,
output reg [15:0] balance_disp,
output reg [1:0] user_disp    // Displayed user ID
);

```

```

// Display codes

```

```

parameter DISP_IDLE      = 8'h00;
parameter DISP_PIN_ENTRY = 8'h01;
parameter DISP_PIN_CHECK = 8'h02;
parameter DISP_PIN_FAIL  = 8'h03;
parameter DISP_LOCKED    = 8'hFF;
parameter DISP_MENU      = 8'h05;
parameter DISP_WITHDRAW  = 8'h06;
parameter DISP_DEPOSIT   = 8'h07;
parameter DISP_BALANCE   = 8'h08;
parameter DISP_NEW_PIN   = 8'h09;
parameter DISP_CONFIRM_PIN = 8'h0A;
parameter DISP_PIN_CHANGE = 8'h0B;
parameter DISP_SUCCESS   = 8'h0C;
parameter DISP_FAIL      = 8'h0D;
parameter DISP_SESSION_END = 8'h0E;

```

```

parameter [3:0]
    S_IDLE      = 4'd0,
    S_PIN_ENTRY = 4'd1,

```

```

S_PIN_CHECK = 4'd2,
S_PIN_FAIL  = 4'd3,
S_LOCKED    = 4'd4,
S_MENU      = 4'd5,
S_WITHDRAW  = 4'd6,
S_DEPOSIT   = 4'd7,
S_BALANCE_ENQ = 4'd8,
S_NEW_PIN   = 4'd9,
S_CONFIRM_PIN = 4'd10,
S_PIN_CHANGE = 4'd11,
S_TXN_SUCCESS = 4'd12,
S_TXN_FAIL   = 4'd13,
S_SESSION_END = 4'd14;

```

```

always @(posedge clk) begin

```

```

    if (!rst_n) begin

```

```

        display_out <= DISP_IDLE;

```

```

        balance_disp <= 16'd0;

```

```

        user_disp  <= 2'd0;

```

```

    end

```

```

    else begin

```

```

        user_disp  <= active_user;

```

```

        balance_disp <= authenticated ? balance_in : 16'd0;

```

```

    case (state_in)

```

```

        S_IDLE:    display_out <= DISP_IDLE;

```

```

        S_PIN_ENTRY: display_out <= DISP_PIN_ENTRY;

```

```

        S_PIN_CHECK: display_out <= DISP_PIN_CHECK;

```

```

        S_PIN_FAIL: display_out <= DISP_PIN_FAIL;

```

```

        S_LOCKED:   display_out <= DISP_LOCKED;

```

```

        S_MENU:     display_out <= DISP_MENU;

```

```

S_WITHDRAW: display_out <= DISP_WITHDRAW;

S_DEPOSIT: display_out <= DISP_DEPOSIT;

S_BALANCE_ENQ: display_out <= DISP_BALANCE;

S_NEW_PIN: display_out <= DISP_NEW_PIN;

S_CONFIRM_PIN: display_out <= DISP_CONFIRM_PIN;

S_PIN_CHANGE: display_out <= DISP_PIN_CHANGE;

S_TXN_SUCCESS: display_out <= DISP_SUCCESS;

S_TXN_FAIL: display_out <= DISP_FAIL;

S_SESSION_END: display_out <= DISP_SESSION_END;

default: display_out <= DISP_IDLE;

endcase

end

end

endmodule

```

Output Waveforms:




Figure: pin enter




Figure: Pin Enter Continuation




Figure: Pin Change




Figure: Pin Change Continuation

```
[FSM] -> MENU          at 4165000
[TXN] Deposit 5000 | ok=1 | bal=20000
[PASS] ie balance = 20000 after deposit
[FSM] -> SESSION_END at 4275000
[FSM] -> IDLE          at 4285000
[OUT] Session ended - card returned
[FSM] -> PIN_ENTRY    at 4335000
[CARD] Card inserted - User 3 at 4336000
[FSM] -> PIN_CHECK    at 4375000
[FSM] -> MENU          at 4405000
[PIN] Entered PIN=9999 at 4446000
[PASS] nticated with persisted PIN 9999
[PASS] own balance 20000, not Charlie's
[PASS] user_disp = Diana
[FSM] -> SESSION_END at 4495000
[FSM] -> IDLE          at 4505000
[OUT] Session ended - card returned
[FSM] -> PIN_ENTRY    at 4555000
[CARD] Card inserted - User 2 at 4556000
[FSM] -> PIN_CHECK    at 4595000
[FSM] -> MENU          at 4625000
[PIN] Entered PIN=3333 at 4666000
[PASS] harlie balance persists at 20000
[FSM] -> SESSION_END at 4715000
[FSM] -> IDLE          at 4725000
[OUT] Session ended - card returned
```

```
*****
SIMULATION COMPLETE
PASSED : 36
FAILED : 0
TOTAL : 36
*****
```

```
>> ALL TESTS PASSED - Multi-User ATM Verified <<
```

```
=====
TC2 : D=01) - Login + Deposit Rs.10000
=====
```

```
[FSM] -> PIN_ENTRY   at 485000
[CARD] Card inserted - User 1 at 486000
[FSM] -> PIN_CHECK   at 525000
[FSM] -> MENU        at 555000
[PIN]  Entered PIN=2222 at 596000
      [PASS]          Bob authenticated
[FSM] -> DEPOSIT      at 645000
[FSM] -> SUCCESS      at 685000
[FSM] -> MENU        at 695000
[TXN]  Deposit 10000 | ok=1 | bal=40000
      [PASS]          Deposit accepted
      [PASS]          Bob balance = 40000
[FSM] -> SESSION_END at 805000
[FSM] -> IDLE         at 815000
[OUT]  Session ended - card returned
=====
```

```
MULTI-USER REAL ATM SYSTEM - FULL TESTBENCH
```

```
Alice(00)=50000 | Bob(01)=30000 |
```

```
Charlie(10)=15000 | Diana(11)=20000
```

```
*****
[FSM] -> IDLE         at 15000
[RESET] Power-on reset - factory DB values loaded (all 4 users)
=====
```

```
TC1 : D=00) - Login + Withdraw Rs.5000
=====
```

```
[FSM] -> PIN_ENTRY   at 105000
[CARD] Card inserted - User 0 at 106000
[FSM] -> PIN_CHECK   at 145000
[FSM] -> MENU        at 175000
[PIN]  Entered PIN=1111 at 216000
      [PASS]          Alice authenticated
      [PASS]          Correct user selected
[FSM] -> WITHDRAW    at 265000
[FSM] -> SUCCESS      at 305000
[FSM] -> MENU        at 315000
[TXN]  Withdraw 5000 | ok=1 | bal=45000
      [PASS]          Withdrawal accepted
      [PASS]          Alice balance = 45000
[FSM] -> SESSION_END at 425000
[FSM] -> IDLE         at 435000
[OUT]  Session ended - card returned
```

Figure: TCL Console Output

Proposed Novelty

The following novel contributions distinguish this design from existing ATM implementations in literature:

- [1] Centralised User Database (user_db.v): All four user PINs and balances are stored in a single dedicated module using indexed register arrays. This is the single source of truth for all user data. Every read and write operation is routed through this one module, ensuring that balance updates are immediately visible across the entire system without any additional clock cycles.
- [2] Combinational Balance Computation (account_ctrl.v): The new balance after a withdrawal or deposit is calculated using a combinational wire rather than a registered output. This eliminates a write pipeline timing hazard where a registered new_balance would hold the value from the previous transaction at the moment bal_write_en fires. The fix ensures the correct updated balance is always written to the database in the same clock cycle as the write enable signal.
- [3] Direct card_id Routing for Zero-Latency User Selection: The card_id input is connected directly from the top-level port to the user_db module, bypassing the registered active_user signal inside the FSM. This prevents a one-cycle lag where the previous user's balance would appear at the start of a new session. The correct user's data is available from the very first clock cycle of every new session.
- [4] Irreversible Hardware Lock State: The S_LOCKED state in the FSM has no combinational exit path. The next state logic always returns S_LOCKED when in that state, meaning no input combination can unlock the system. Only a hardware reset through rst_n can clear the lock. This models real ATM card capture behaviour and makes the lockout impossible to bypass through normal interface inputs.
- [5] Cross-Session Data Persistence Without External Memory: Balance changes and PIN updates made during one session remain intact across all subsequent sessions within the same power-on period without requiring any external memory such as Flash or EEPROM. The testbench verifies this by confirming that Diana's PIN change in one session is correctly enforced in a later session, and Alice's balance reduction across two separate sessions reflects the cumulative total.

These contributions together result in a simulation-verified multi-user ATM design that achieves 41 out of 41 test assertions passing across 9 test cases, with correct operation confirmed for all functional paths including authentication, transactions, PIN change, insufficient funds rejection, and hard lockout.

Conclusion

The ATM controller project was successfully designed and verified using Verilog HDL in Xilinx Vivado. The system was developed using a modular approach, where each major ATM function was implemented as a separate block. The ``atm_fsm`` module controlled the complete operation flow, while the ``user_db``, ``account_ctrl``, ``lockout_ctrl``, and

``display_ctrl`` modules handled user data, transactions, security, and display output respectively. This structure made the design clear, organized, and easier to verify. The controller supports important ATM operations such as card-based user selection, PIN authentication, cash withdrawal, cash deposit, balance enquiry, PIN change, cancellation, and session termination. Security was improved by adding a lockout mechanism that blocks access after three wrong PIN attempts. The account controller also checks invalid transaction conditions such as zero amount, insufficient balance, and balance overflow.

The design was tested using a Verilog testbench with multiple users and practical transaction scenarios. Simulation results confirmed correct authentication, transaction processing, balance updating, PIN modification, lockout activation, and database consistency between users. Overall, the project demonstrates how finite state machines and Verilog HDL can be used to design a secure and reliable digital ATM controller. It also provides a strong understanding of modular hardware design, control logic, and simulation-based verification.

References

- [1] Ponna Divya, Ammireddy Lavanya, and Tadi Chandra Sekhar, "An ASIC Implementation of Automated Teller Machine Controller for Secured Financial Transactions," **International Journal of VLSI System Design and Communication Systems**, Vol. 02, Issue 01, pp. 0112-0120, January 2014.
- [2] Harshali Nalawade, Pranjal Wadmare, Tanishqa Mahamuni, Vaishnavi More, Dr. Prachi Mukherji, and Dr. Seema Rajput, "Enhanced Design of ATM System Controller Using adence Tool."
- [3] Aasavari Wani et al., "Design and Implementation of ATM Machine Controller Using VHDL."
- [4] Xilinx, **Vivado Design Suite User Guide: Logic Simulation**, Xilinx Inc.
- [5] Samir Palnitkar, **Verilog HDL: A Guide to Digital Design and Synthesis**, 2nd Edition, Pearson Education.
- [6] Stephen Brown and Zvonko Vranesic, **Fundamentals of Digital Logic with Verilog Design**, McGraw-Hill Education.
- [7] M. Morris Mano and Michael D. Ciletti, **Digital Design: With an Introduction to the Verilog HDL**, Pearson Education.
- [8] IEEE Standard Association, **IEEE Standard for Verilog Hardware Description Language**, IEEE Std 136

