

Conformal® Constraint Designer

Known Problems and Solutions

Product Version 23.2
October 2023

© 2004-2023 Cadence Design Systems, Inc. All rights reserved.
Printed in the United States of America.

Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134, USA

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522.

Open SystemC, Open SystemC Initiative, OSCl, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

All other trademarks are the property of their respective holders.

Restricted Print Permission: This publication is protected by copyright and any unauthorized use of this publication may violate copyright, trademark, and other laws. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. This statement grants you permission to print one (1) hard copy of this publication subject to the following conditions:

1. The publication may be used solely for personal, informational, and noncommercial purposes;
2. The publication may not be modified in any way;
3. Any copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement; and
4. Cadence reserves the right to revoke this authorization at any time, and any such use shall be discontinued immediately upon written notice from Cadence.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. The information contained herein is the proprietary and confidential information of Cadence or its licensors, and is supplied subject to, and may be used only by Cadence's customer in accordance with, a written agreement between Cadence and its customer. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

Cadence is committed to using respectful language in our code and communications. We are also active in the removal and/or replacement of inappropriate language from existing content. This product documentation may however contain material that is no longer considered appropriate but still reflects long-standing industry terminology. Such content will be addressed at a time when the related software can be updated without end-user impact.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

Contents

<u>Conformal Constraint Designer Known Problems and Solutions</u>	5
<u>KornShell (ksh) Bug with RHEL 6.2</u>	6
<u>CCR 1073366: Tool Crashes During Elaborate</u>	
<u>CCR 1074734: Error when Setting Mode to Verify</u>	6
<u>Error When Using a Verilog Library</u>	7
<u>Schematics Viewer Does Not Recognize Double Clicks</u>	7
<u>Clock Objects Not Supported in get_paths from/to Object List</u>	8
<u>Conformal Constraint Designer Might Adjust Clock Period or Waveform Internally for Sequential Proofs</u>	8
<u>Combinational Loops Might Cause Some Rule Checks To Give Inaccurate Results</u>	8
<u>set_clock_groups Replaces set_false_path Commands</u>	9
<u>SDC Integration: Issue with Timing Exception Leak Check</u>	9

Conformal Constraint Designer Known Problems and Solutions

Conformal Constraint Designer Known Problems and Solutions

Product Version 23.2 October 2023

This Known Problems and Solutions document describes important Cadence Management System Change Records (CCRs) for Encounter® Conformal® Constraint Designer and tells you how to solve or work around these problems.

This document may refer to Open SystemC®, Open SystemC Initiative®, OSCI®, SystemC®, and SystemC Initiative®, which are all trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

Important: Only known problems and solutions available at release time are available in this document. An up-to-date list of known problems for the Conformal Constraint Designer software is published in [SourceLink](#).

For information about CCRs that were fixed in this release, see the `README` file accompanying this release. You can read this file online at downloads.cadence.com. For information about new, changed, and deleted features, compatibility issues, and documentation changes, see [*What's New in Conformal Constraint Designer*](#).

General

KornShell (ksh) Bug with RHEL 6.2

Description: When exiting a subshell after a command substitution, ksh could prematurely exit without any error. This bug exists with RHEL 6.2 users with ksh-20100621-12.el6.x86_64 rpm.

This bug can cause Cadence wrapper scripts to exit before setting the correct user environment and lead to tool crashes or run errors.

Solution: Use ksh-20100621-16.el6.x86_64 rpm instead. With this version, ksh no longer terminates under the above circumstances and all subsequent commands are processed correctly.

CCR 1073366: Tool Crashes During Elaborate CCR 1074734: Error when Setting Mode to Verify

Description: The tool cannot handle unintended global net references in different design trees. When encountered, the tool can crash during flattening or netlist crossing checks.

For example, if there are wire declarations in the `port.vh` file:

```
wire clk;  
wire rst;
```

and they are included in `design1.v`. However, at the same time, in `design2.v` and `design3.v` have implicit wire declarations in instantiation statements:

```
// design2.v  
dut1 d1 (.rst(rst), .clk(clk), ...)
```

and

```
// design3.v  
dut2 d2 (.reset_b(rst), .clk_b(clk), ...)
```

If the `read design` command includes `port.vh` (as shown in the following command), the tool will crash when switching from Setup mode to LEC/Verify mode:

```
read design -sv port.vh design1.v design2.v design3.v -root design2
```

Solution: Elaborate the design with the `-rootonly` option or remove the offending/unnecessary file from the `read design` file list.

For instance, the crash in the example above can be avoided by changing the `read design` command to:

Conformal Constraint Designer Known Problems and Solutions

Conformal Constraint Designer Known Problems and Solutions

```
read design -sv design1.v design2.v design3.v -root design2
```

Error When Using a Verilog Library

Description: As with other Conformal tools, the default library format in the `READ LIBRARY` command is Verilog. However, for proper interpretation of the design's timing characteristics, the Conformal Constraint Designer relies on information it can only find in Liberty libraries. Cadence recommends using the Liberty library format (`read library -liberty <file>.lib`) within Conformal Constraint Designer.

If a Liberty description for certain library cells is not available, you can provide a Verilog library, making sure the cell's definition is surrounded by `'celldefine ... 'endcelldefine` directives.

By default, when finding such Verilog library cells, Conformal Constraint Designer will issue an error such as the following:

```
// Error: DIR9.1: Verilog 'celldefine is for timing simulation.
// Use LIBERTY library instead.
// on line xxxxx in file 'LIBS/yyy.v'
```

Solution: To avoid this kind of error message, use the following command before reading in the Verilog library:

```
set rule handling -ignore DIR9.1
```

Schematics Viewer Does Not Recognize Double Clicks

Description: When you double click in the Schematic Viewer, the tool recognizes this instead as a single click.

Solution: To work around this:

1. Run `/usr/bin/switchdesk`
2. If your current window manager is the K Desktop Environment (KDE), try switching to the GNOME or TWM window manager.

Conformal Constraint Designer

Clock Objects Not Supported in `get_paths` from/to Object List

Description: In the current release, the `get_paths from/to` objects list cannot contain clock objects if the command is used in Setup mode. Also, the `-timing` option of this command cannot be used in Setup mode.

Conformal Constraint Designer Might Adjust Clock Period or Waveform Internally for Sequential Proofs

Description: In some cases, the Conformal software might need to adjust the clock period or waveform to obtain a waveform using only integers.

If this happens, the Constraint Designer automatically alters the waveform internally and gives a warning when running the `VALIDATE` command. You can use `REPORT CLOCK` to view the adjusted waveforms.

Note: This only applies to sequential proofs.

Solution: Make sure that the waveform edges and the clock period are all distinct after being rounded to the closest integer. If necessary, manually adjust the clock waveforms. For example, scale the values of all or part of the clocks by a given factor.

Combinational Loops Might Cause Some Rule Checks To Give Inaccurate Results

Description: If a design has combinational loops, even after applying `set_case_analysis` and `set_disable_timing`, the Conformal Constraint Designer cuts them at arbitrarily selected points. If not disabled, the `CCD_EXC_SDT1` rule reports these cases.

When loops are cut, the results of the structural rules that deal with timing exceptions, such as `CCD_EXC_HIER*` and `CCD_EXC_OLP*` rules, can be affected.

Solution: Use `set_case_analysis` and `set_disable_timing` to avoid timing loops. Note, however, that these commands do not affect the structural rule `STRC1.1`.

In any case, Cadence recommends removing any timing loops before running static timing analysis or synthesis tools on the design, because these tools deal with loops by cutting them at arbitrary points, and the choice of cut-points can be tool-dependent.

set_clock_groups Replaces set_false_path Commands

Starting from this release, `set_clock_groups` commands replace `set_false_path` commands specified between clocks that are defined as belonging to different groups. `SDC_LINT_CMD9` reports this event. The `set_false_path` is then ignored everywhere in the tool, and `set_clock_groups` are used to determine which clocks are synchronous.

In this release, Conformal Constraint Design does not consider `set_clock_groups` commands in timing exception structural checks (such as overlap, hierarchical checks, and so on).

SDC Integration: Issue with Timing Exception Leak Check

Description: In SDC integration, if you do not specify SDC design II (glue), the timing exception leak check does not work correctly.

Solution: As a workaround, add the following arguments to the

`READ HIERARCHICAL -sdc_design` command:

```
read hierarchical -sdc_design || top.sdc
```

where `top.sdc` is the same file applied to SDC design '/' (top).

Note:

- If SDC design II is already used with its own SDC, no change is needed.
- If SDC design II is not used, then it has to be added to the `READ HIERARCHICAL SDC` command.
- If the SDC design / has an SDC file, read the same file into `||`.
- If the SDC design / has no SDC file, use: `-sdc_design || /dev/null`