

MIGRATING FROM 8/16-BIT TO 32-BIT ARM MICROCONTROLLER




Introduction

Purpose

To Provide Information Outlining Migration
From 8-Bit/16-Bit Microcontroller
To A 32-Bit ARM Platform.

Objectives

- 01 Compare traditional 8/16bit cores to ARM
- 02 Provides and overview of ARM7 architecture.
- 03 Discuss the similarities between 8-bit/16-bit and ARM MCUs



Embedded
Expertise

ARM Architecture

01 The STM32F4 Is Based On Armv7e-M Architecture.

02 3-Stage Pipeline With Branch Speculation.

03. Instruction Set

i Thumb-1

ii Thumb-2

iii 32-Bit Hardware Integer Multiply With 32-Bit Or
64-Bit Results, Signed Or Unsigned.


iv 32-Bit Hardware Integer Divider (2-12 Cycles).

04 1 to 240 interrupts, plus NMI (Non-maskable Interrupt).

05 12 Cycle Interrupt latency.

06 Integrated sleep modes.

3-Stage Instruction Pipeline



Fetch

Instruction Fetched From Memory

Decode

Thumb Only: Thumb Instruction decompressed
To ARM instruction.
Instruction decoded.

Execute


Registers read from Register Bank, Shift and ALU
operations performed, Registers written back to
register bank.

Optimal Pipeline

In this example it takes 6 clock cycles to execute 6 instructions.


All operations are in registers (single cycle instructions).

Clock cycles per instruction (CPI)=1



Branch Pipeline Example

- Branches break the pipeline
 - Example in ARM state



Typical 8/16 Bit Vs ARM

8/16-bit (CISC)

No Instruction pipeline.

One operating mode.

Single Instruction Type.

Simpler register organization.

ARM (RISC)

Instruction pipeline: ARM7 -> 3 stage
ARM9 -> 5 stage
ARM11 -> 9 stages

Multiple operating mode: User, FIQ, IRQ, Supervisor, Abort, Undef and System.

Multiple Instruction types: ARM and Thumb mode.

More sophisticated register organization with shadow registers for various modes.

ARM Processor Modes

ARM has seven operating modes

- i User: unprivileged mode under which most applications run.
- ii FIR: entered, when a high priority (fast) interrupt.
- iii IRQ: general purpose interrupt handling.
- iv Supervisor: protected mode for the operating system.
- v System: privileged mode using same registers as user mode.
- vi Abort: used to handle memory access violations.
- vii Undefined: used to handle undefined functions.

Many 8/16-bit processors don't implement different modes of operation

ARM Instruction Set

- 01 All instruction are 32-bit long.
- 02 Many instructions execute in single cycle.
- 03 Most of the ARM instruction can be conditionally executed.
- 04 Could be divided into six broad classes of instruction:
 - i Branch instructions.
 - ii Data processing Instructions.
 - iii Status register transfer instructions.
 - iv Load and Store instructions.
 - v Coprocessor instructions.
 - vi Exception-generating instructions.

.....


ARM7 Assembly

					
ARITHMETIC <ul style="list-style-type: none">-Add.-Subtract.-Negate.-Multiply.-Compare.	LOGICAL <ul style="list-style-type: none">-AND-OR-XOR-Move Not-Bit Clear	BRANCH <ul style="list-style-type: none">-Unconditional-Conditional-Branch and Exchange.-Branch with Link and Exchange.	MOVE <ul style="list-style-type: none">-Not-PSR to Register-Register to PSR-Immediate to Register.	LOAD/STORE <ul style="list-style-type: none">-Word-Byte-Halfword-Doubleword-Multiple	PUSH/POP <ul style="list-style-type: none">-Push with link-Pop and return-Pop and return with exchange

Thumb State

- 01 ARM uses a 32-bit architecture with a subset of 16-bit instructions, still using 32-bit data and registers.
- 02 Set of instructions re-coded into 16-bits.
 - i Improve code density by ~30%.
 - ii Saving program memory space.
- 03 In Thumb state only the program code is 16-bit wide.
 - i After fetching the 16-bit instruction from memory, they are decompressed to 32-bit instruction before they are decoded and executed.
 - ii All operations are still 32-bit operations.

Embedded
Expertise



ARM Thumb Instruction Set

ARITHMETIC

- Add : ADD, ADC (low/high, immediate, to SP, w/ carry)
- Subtract : SUB, SBC (immediate W/Carry)
- Negate : NEG
- Multiply : MUL
- Compare : CMP, CMN (low/ high, immediate, negative)



LOGICAL

- Test : TST
- AND : AND
- OR : ORR
- XOR : EOR
- Bit clear : BIC

SOFTWARE INTERRUPT(SWI)



BRANCHING

- Branch (unconditional) : B
- Branch and Exchange : BX
- Branch with Link : BL
- Conditional (14 variants)

PUSH (PUSH)

Registers onto stack (LR, too)

POP (POP)

Registers from stack (PC, too)



MOVE

MOV, MVN

- Immediate
- Low/ High
- Move Not



LOAD*/STORE

- Word (immediate/register offset)
- Byte (signed*, immediate/ register offset)
- Halfword (signed*/immediate register offset)
- Conditional (14 variants)
- Multiple
- Relative (PC* or SP)
- Address* (using PC or SP)



SHIFT

LSL, LSR, ASR

Left/Right
Arithmetic/right

Rotate(ROR)

Right



Registers In Thumb State

01

The thumb state register set is a subset of the ARM state set. The programmer has direct access to :-

Eight General Registers	R0-R7
The Program Counter	PC
Stack Pointer	SP
Link Register	LR
Current Program Status Register	CPSR

02

In thumb state, the higher registers (r8-r12) are not part of the standard register set. The assembly language programmer has limited access to them, but can use them for fast temporary storage.

Interrupt Handler Consideration

8/16-BIT (CISC)


- Normally, only one interrupt "type"
- Limited or no interrupt prioritization
- No change in code type to service ISRs

ARM (RISC)

- Three types of interrupt
 - Fast Interrupt
 - Interrupt Request
 - Non-Vectored Interrupt
- Detailed control over priority.
 - FIQ always executed first
 - IRQ priority levels (0-15)
 - Default interrupts lowest priority
- Interrupt Service Routines must be written in ARM mode.

Vectored Interrupt Control

- 01 ARM Processor.
- 02 32 interrupts request inputs.
- 03 16 IRQ interrupt can be auto-vectored.
- 04 Single instruction vectoring to ISR.
- 05 Dynamic software priority assignment.
- 06 16 Non-vectored interrupts.
- 07 Software Interrupts.
- 08 FIQ- Fast interrupt.




VIC-FIQ (Fast Interrupt) Details

- 01 FIQ have higher priority than IRQs
 - i Service first
 - ii FIQs disable IRQ
- 02 FIQ vector is last vector table (Allow handler to run sequentially from that address).
- 03 FIQ mode has 5 extra banked registers r8-r12 (interrupt must always preserve non-banked registers).

Is It Time To Move To ARM?

- 01 Small 48-pin and 64-pin QFN packages available.
- 02 Prices competitive with 8 or 16-bit architectures.
- 03 Low cost development tools are available.



Microcontroller Users Want

- 01 Many customers are using **8/16-bit** device today want :
 - i Easy upgrade path with minimal relearning.
 - ii Single chip solution:
 - On chip flash
 - Timers, PWM, UART, SPI, I2C
 - ADC
 - Predictable, deterministic performance
 - No cache
 - Same performance between flash and memory
- 02 Low power for battery operated devices.
- 03 Fast IO.
- 04 High performance, good quality and high reliable flash memory.
- 05 Hence, ARM is suitable choice in those scenarios.

Typical 8/16 Bit Vs ARM

Parameters

GPIO
U(S)ART
SPI
I2C
16-bit timer
ADC
RTC
Maximum Clock speed
PWM
Interrupt pins
Others

ATMEGA328p

23
1
1
1
1
18-channels
0
20MHz
6
2
-

STM32F103C8T6

37
3
2
2
3
2-9 Channels
1
72MHz
16
16
USB, CAN, DMA 5V tolarence IO

Embedded
Expert | O

This report is brought to you by EmbeddedExpertIO. EmbeddedExpertIO is an online embedded systems school focused on professional embedded systems software programming.


If you are new to embedded systems programming our community provides step-by-step courses that will take you from "blinky" to "build your own Rtos".

If you are an embedded systems developer who wants to specialize in some specific aspect of embedded systems programming, We also provide a wide range of specialization courses to help you master different aspects of embedded firmware development.

We look forward to welcoming you to EmbeddedExpertIO.

Visit us at : <https://study.embeddedexpert.io/>

Thank You



Embedded
Expert | O