


Volume 3: Design Verification

Introduction: Design Verification	3-1
Design Verification in L-Edit 3-2	
Documentation Conventions 3-4	
Special Fonts 3-4	
Menu Commands and Dialog Titles 3-5	
Special Keys 3-6	
Online User Guide Conventions 3-8	
Acrobat Reader Toolbar Tips 3-9	
Checking Design Rules	3-10
	3-10
Design Rule Sets 3-12	
Setups 3-12	
Copying Setup Information to a New File 3-13	
Combining Rules from Different Files 3-13	
Generated Layers 3-14	
Rule Lists 3-14	
Design Rule Types 3-17	
Minimum Width 3-18	
Exact Width 3-19	
Not Exist 3-19	
Spacing 3-20	
Surround 3-21	
Overlap 3-21	



Volume 3: Design Verification

Extension 3-23

Density 3-24

Rule Exceptions 3-25

Acute Angles 3-27

Dracula® Rule Set to L-Edit Design Rule Conversion 3-30

The Rule Set Conversion Process 3-30

Import Dracula 3-32

Log Files 3-34

Resolving Conflicts in Merged Files 3-35

Internal and Technology Units 3-35

Input Layers 3-37

Layer Names 3-39

Rule Naming Convention 3-41

Substrate Layer 3-42

Launching the Converter from DOS 3-42

Command Line Conversion Process 3-43


Supported Translations and Naming Conventions 3-46

Layers 3-46

Rules 3-46

Supported Commands 3-47

Translated Description Block Commands 3-48



Volume 3: Design Verification

Translated Input-Layer Block Commands 3-50 Translated Operation Block Commands 3-50 Ignored Flags 3-58 Omitted Commands in the Operation Block 3-60 Skipped Commands 3-61

Checking the Layout 3-62

Region-Only Design Rule Check 3-62

Binning 3-65

Bin Sizing 3-66

Specifying Design Rules 3-69

Working with 45° Layout 3-74

Correcting Errors 3-75

Error Markers 3-75

Error Files 3-77

Finding Error Markers 3-78

Clearing Error Markers 3-79


Optimizing Performance 3-81

Reducing Distances 3-81

Checking Incrementally 3-82

Hiding Layers 3-82

Disabling Rules 3-83



Volume 3: Design Verification

Extracting Layout

3-84

Configuring the Extractor 3-86

Devices and Connections 3-86

Generated Layers 3-87

Extract Definition File 3-88

Node Names 3-89

Configuration Example 3-90

Device Definition 3-91

Recognition Layers 3-92

Pin Layers 3-93

SPICE OUTPUT Properties 3-94

Property Tokens 3-94

Application Example 3-96

Running the Extractor 3-97

Extract-General 3-98

Extract-Output 3-101


Extract-Subcircuit 3-105

Subcircuit Recognition 3-109

Activating Subcircuit Recognition 3-110

Designing Subcircuit Cells 3-111

Subcircuit Recognition Polygons 3-111



Volume 3: Design Verification

Subcircuit Connection Ports 3-112 Connecting to a Subcircuit Instance 3-114 Crossing Over a Subcircuit Instance 3-120

Extract Definition File Format 3-123

Comment Statements 3-124

Connection Statements 3-124

Substrate Node Statement 3-125

Device Statements-General Format 3-126

Device Statements-Specific Formats 3-128

Capacitor 3-128

Resistor 3-130

Inductor 3-132

BJT 3-133

Diode 3-134

GAASFET/MESFET 1 3-135

GAASFET/MESFET 2 3-136


JFET 3-137

MOSFET 3-139

Subcircuit 3-141

Getting Started with LVS

3-143



Volume 3: Design Verification

Launching LVS 3-146
Input and Output Files 3-147

File Locking 3-148
Backup Files 3-148

Dackup i iles 5-14

User Interface 3-149

Menus 3-151

Toolbar 3-153

Status Bar 3-155

Setup Window 3-156

Setup Window—File 3-158

Setup Window—Options 3-161

Setup Window—Advanced Parameters 3-164

Setup Window—Performance 3-167

Setup Window—Verbosity Level 3-169

Text Window 3-171

Using Find and Replace 3-174


Using Go To 3-176

Verification Window 3-177

Verification Queue 3-181

Using LVS in Batch Mode 3-185

Creating a Batch File 3-185



Volume 3: Design Verification

Tutorial 3-188

Creating a Verification Setup 3-188 Creating a Verification Queue 3-192 Running LVS in Batch Mode 3-194

Netlist Comparison

Netlist Comparison Basics 3-197 Fragmented Classes 3-199

Resolving Fragmented Classes 3-199

Automorph Classes 3-202

Resolving Automorph Classes 3-202 Preiteration Matching 3-203 Detailed Trial Matching 3-204 Parameter Matching 3-205

Permuted Classes in Digital Designs 3-207

Avoiding Permuted Classes 3-208


LVS Algorithms and Limitations 3-210

Resolving Discrepancies 3-213

LVS Output Tutorial

3-214

3-195



Volume 3: Design Verification

Introduction 3-215

Parsing Information 3-216

Parameter Matching Example 3-218

Automorph Class Example 3-220

Resolving Fragmentation of an Automorph Class 3-222

Fragmented Class Example 3-229

Resolving a Fragmented Class 3-231

Element Description File Example 3-237

LVS Command-Line Syntax

Running LVS from the Command Prompt 3-242

Batch-File Syntax 3-243

Running a Batch File 3-244

Options 3-245

Ignore Bulk Nodes (-b) 3-245

Consider Parameters (-cnnnn) 3-246

Maximum Value Difference (-dv n) 3-247


Maximum Geometrical Difference (-dgn) 3-247

Element Description File (-e"file") 3-248

Granularity (-%g=n) 3-248

Fast Iteration (-i) 3-249

3-241



Volume 3: Design Verification

List Elements and Nodes (-Ifile) 3-250 Nonpolarized Elements (-n[rcl]) 3-250 Optimize Network (-O[i]) 3-251 Output file (-o"file") 3-253 Prematch File (-p"file") 3-254 P-SPICE Syntax (-pspice) 3-254 Quiet (-q) 3-255 Replace Series Chain MOSFETs (-r[s]) 3-255 Verbosity Level (-v[fpar]) 3-256 Yes to All Questions (-y) 3-257

File Formats—Design Verification

3-259 **Element Description File Format 3-261**

Syntax 3-261

Permutability Statements 3-262

Element Description Examples 3-263


Extract Definition File Format 3-263

LVS Output File Format 3-264

Prematch File Format 3-266

Syntax 3-266

Node and Element List Format 3-268



Volume 3: Design Verification

Syntax 3-268

SPICE File Format 3-270

Passive Elements 3-270

Active Elements 3-273

Subcircuits 3-277

Subcircuit Instances 3-277

Subcircuit Definitions 3-279

SPICE Statements 3-281

.INCLUDE 3-281

.MODEL 3-281

.GLOBAL 3-283

.OPTION 3-284

.PARAM 3-284


.END 3-285

Parameters 3-285

Comments 3-287

Restrictions and Extensions 3-288

Glossary 3-289



Volume 3: Design Verification

UPILIB	-
Index	l-
Credits	C-