Tanner EDA Index

Index

SYMBOLS

? in SPICE netlist, 3-276

NUMERICS

45-degree layout design rule checking, 3-74 45-degree objects in generated layers, 1-476

A

abutment ports in pad cells, 2-132 in standard cells, 2-123 abutment ports (SPR) in core cells, 2-27 activating drawing tools, 1-253 acute angles, 3-27 add mode, 1-167 adding a macro, 4-7 adding wire sections, 1-272 algorithms, 3-210 aligning objects, (UPILIB)13 anchor point, 1-255 AND operation, 1-444 application parameters, 1-111 approximating curves, 1-276 area utilization, 2-190, 2-192 arrays, 1-429 creating, 1-429 editing, 1-431 flattening, 1-434 ASIC design, 3-231 assisted manual routing (BPR), 2-215 changing layers, 2-219

defining vias for, 2-218, 2-220	В
layer cycling, 2-219	_
setup, 2-199, 2-217	
wire tools, 2-198	batch-file syntax, 3-243
automatic layer generation, 1-475	batch files, 185
automatic placement (BPR)	batch mode, 185
area utilization, 2-190, 2-192	bevel style (wire joins), 1-178
connectivity weight factor, 2-190, 2-192	bin size
automatic routing (BPR)	with DRC, 3-65
multiple layers, 2-215	with Extract, 3-99
report, 2-214	with Generate Layers, 1-470
requirements, 2-197	bin sizing, 3-66
setup, 2-199	binding macros
automorph classes, 144, 3-202	to hot keys, 4-27
detailed trial matching, 3-204	to menu items, 4-29
example of detailed trial matching, 3-222	BJT
fanout, 3-221	syntax in EXT file, 3-133
hierarchical information, 3-221	syntax in SPICE file, 3-273
output example, 3-220	block size mismatch, 2-190, 2-192
parameter matching, 3-205	blocks
prematch files, 3-203, 3-204	defined, 2-151
resolving fragmentation, 3-222	defining, 2-155
auto-panning, 247	editing operations on, 2-223
	routing keep-outs, 2-156
	routing ports for, 2-157
	Boolean operators for generated layers, 1-444
	AND. 1-444

Index C

Grow, 1-446	2-220
NOT, 1-445, 1-457	disabling, 2-226
OR, 1-445, 1-455	breakouts, 2-209, 2-212
order of operations, 1-447	grid, 2-209, 2-212
shrink, 1-446	illustrated, 2-213
boxes	setting length, 2-209, 2-212
drawing, 1-255	buffer cells, 2-33, 2-141, 2-143
editing, 1-281	input ports in, 2-143
merging, 1-274	butt style (wire ends), 1-178
nibbling, 1-274	-
BPR	
assisted manual routing, 2-215	
automatic placement, 2-189	
automatic routing, 2-197, 2-204	C
blocks for, 2-155	O
breakouts, 2-212	
defined, 2-145	CAP format, 2-323
design flow, 2-8	capacitance, 2-107
files required for, 2-154	calculation (SPR), 2-107
initialization, 2-173	capacitor
keep-outs, 2-156	syntax in EXT file, 3-128
netlist checking, 2-183	syntax in SPICE file, 3-270
placement, 2-187	Cell >
setup, 2-199	Close As, 1-377
top-level BPR cell, 2-159	Copy, 1-378
top-level I/O cell, 2-160	Delete, 1-384, 1-413
BPR warnings, 2-184, 2-185, 2-186, 2-187,	,

Index C

Fabricate, 1-420	copying, 1-378
Flatten, 1-434	cross-referencing, 1-153
Info, 1-414	deleting, 1-384
Instance, 1-424	ground pad, 2-70, 2-135
New, 1-371	hierarchy of, 1-3, 1-422
Open, 1-373	instanced, 1-422
Rename, 1-376	instances of, 1-422, 1-424
Revert Cell, 1-375	new, 1-371
cell clustering, 2-58	opening, 1-373
cell grouping in SPR, 2-58	renaming, 1-376
cell hierarchy, 1-3, 1-422	reverting, 1-375
bottom up, 1-389	saving, 1-375
display, 1-388	standard, 2-4
display, copy to text view, 1-392	tie-to-ground, 2-46
printing, 1-398	tie-to-power, 2-46
top down, 1-388	channel base name, 2-47
cell information, 1-414	channel pitch, 2-52
Cell Instance, 1-153	chip cells in SPR, 2-84
cell mapping (BPR), 2-180	CIF, 199
cell mapping (SPR), 2-24, 2-39	calls, 201
cell-cell spacing (SPR), 2-54	extensions, 207
cell-power spacing (SPR), 2-54	geometric primitives, 202
cells, 1-2	layers, 205
arrays, 1-429	names, 206
buffer, 2-33	restrictions, 207
chip cell in SPR, 2-84	scaling, 210
clustering, 2-58	symbols, 199

wires, 209	paste, 1-327
CIF files, 185, 191, 194	path, 1-326
CIF format	polygon, 1-328
compatible wire styles, 1-181	run, 1-329
fabrication cell, 1-419	sc, 1-317
CIF import options, 188	text, 1-330
circles	width, 1-331
drawing, 1-256	command line scripting, 1-331
editing, 1-292	command-line arguments, 1-16
class separations, 3-197	change current directoy, 1-17
clear mode, 1-170	disable file association, 1-17
clearing objects on generated layers, 1-474	hide splash screen, 1-17
clock routing, 2-32	ignore configuration, 1-16
closing files, 1-54	ignore directory pointer, 1-17
clusters (SPR)	ignore registry info, 1-16
illustrated, 2-59	register without launch, 1-17
color index, 1-109, 4-430	command-line invocation (for LVS), 3-242
color parameters, 1-107	comparing fragmented classes, 3-200
command line commands	compiled macros
!!, 1-316	creating, 4-18
array, 1-317	debugging, 4-31
box, 1-320	running, 4-13
copy, 1-321	compiling the DLL, 4-22
goto, 1-322	configuration files, 1-113
instance, 1-322	format, 1-113
layer, 1-324	connection
move, 1-324	defined, 2-151

Index C

connection selection, 2-202	critical nets, 2-327
connections	in SPR, 2-57, 2-331
highlighting, 2-200	criticality, 2-57
selecting, 2-199	in EDIF, 2-331
connectivity weight factor, 2-190, 2-192	cross ports, 3-120
consider parameters (LVS command-line op-	cross-coupling, 2-252
tion), 3-246	cross-section
constraints	with etch, 1-483
in SPR core generation, 2-97	with grow/deposit, 1-483
copying	with implant/diffuse, 1-484
cells, 1-378	operation of, 1-486
objects, 1-362	process definition files for, 1-482
to the Windows clipboard, 1-363	process steps, 1-482
copy-protecting macro DLLs, 4-41	single-step display, 1-490
core generation	curves
constraints in SPR, 2-97	approximating, 1-276
design rules, illustrated, 2-53, 2-54	drawing, 1-264
core with signal ports, illustrated, 2-27	straightening, 1-276
corner pad cells, 2-135	customized elements, 3-237
CP statements, 2-161	
creating	
arrays, 1-363, 1-429	
compiled macros, 4-18	
files, 1-48	
interpreted macros, 4-14	
layout palette, 4-32	
resources for layout palette, 4-33	

D	design file in SPR, 2-19
	design flow
	in BPR, 2-8
daisy chain topology, 2-237	in SPR, 2-5, 2-20
data types, 212	design hierarchy, 1-422
debugging macros	Design Navigator, 1-386
compiled, 4-31	design rule checking, 1-4
interpreted, 4-30	45-degree layout, 3-74
default text size, 1-146	binning, 3-65
defining generated layers, 1-441	clearing error markers, 3-79
delay calculation in BPR, 2-240	correcting errors, 3-75
delay calculation report, 2-232, 2-248	density rules, 3-24
deleting	error files, 3-77
cells, 1-384	error markers, 3-75
objects, 1-366	error objects, 3-75
objects on generated layers, 1-474	error ports, 3-75
wires, 2-222	exact width rules, 3-19
XrefCells, 1-413	extension rules, 3-23
density design rules, 3-24	finding error markers, 3-78
dependent cells, 1-410	generated layers, 3-14
deselection	limitations of, 3-11
explicit, 1-347	minimum width rules, 3-18
hidden, 1-348	not exist rules, 3-19
implicit, 1-347	optimization, 3-81
range, 1-142	overlap rules, 3-21
universal, 1-348	performance optimization, 3-81
design features, 1-4	region-only check, 3-74

rule exceptions, 3-25	spacing, 3-20
rule lists, 3-14	specifying, 3-69
rule sets, 3-12	surround, 3-21
setup, 3-12	detailed trial matching, 3-204
spacing rules, 3-20	example, 3-222
surround rules, 3-21	output, 3-224
types of rules, 3-17	Details button, 1-41
write to file, 3-14	diode
design rule sets	syntax in EXT file, 3-134
creating, 3-12	syntax in SPICE file, 3-273
editing, 3-12	display grid, 1-138
merging, 3-13	displaying
outputting, 3-15	selected nets or connections, 2-200
design rule types, 3-17	displaying layout interface elements, 222
design rule violations	DLL
clearing, 3-79	compiling, 4-22
finding, 3-78	copy-protecting, 4-41
design rules	documentation conventions, 1-8, 2-9, 3-4, 297
core (SPR), 2-51	Draw >
density, 3-24	Add Wire Section, 1-272
exact width, 3-19	Curves, 1-276
exceptions, 3-25	Flip, 1-360
extension, 3-23	Group, 1-353
minimum width, 3-18	Merge, 1-274
not exist, 3-19	Move By, 1-359
overlap, 3-21	Nibble, 1-275
pad routing, 2-87	Nudge, 1-358

Pick Layer, 1-252	duplicating objects, 1-362
Rotate, 1-360	dynamic link library, 4-23
Slice, 1-273	dynamic-link library, 4-7
Ungroup, 1-354	
drawing	
automatic selection, 1-143	
boxes, 1-255	
circles, 1-256	E
curves, 1-264	_
objects, 1-255	
pie wedges, 1-256	edge selection, 1-340, 2-189
polygons, 1-257	EDIF format, 2-326
ports, 1-268	Edit >
rulers, 1-269	Clear, 1-366
tori, 1-257	Clipboard, 1-363
wires, 1-257	Copy, 1-362
drawing objects, 1-422	Cut, 1-366
Drawing toolbar, 1-31	Deselect All, 1-348
drawing tools, 1-253	Edit In-Place, 1-432
DRC	Edit Object(s), 1-277
bin sizing, 3-66	Find, 1-349
DRC rules	Find Next, 1-351
Hole, 1-452	Find Previous, 1-351
inside, 1-452	Paste, 1-364
outside, 1-452	Paste to Layer, 1-364
driver model information, 2-252	Redo, 1-368
driving force, 2-61	,

Select All, 1-346	error files, 3-77
Undo, 1-367	error objects, 3-65, 3-75
Edit > Goto, 176	error ports, 3-64, 3-75
editing	error recovery, 1-6
boxes, 1-281	errors
circles, 1-292	design rule checking, 3-75
edit range, 1-142	exact width design rules, 3-19
graphical, 1-270	exchanging views, 248
multiple objects, 1-279	exporting files, 191
objects in place, 1-432	CIF, 191, 194
objects using a macro, (UPILIB)13	GDSII, 191, 195
polygons, 1-284, 1-286	extend style (wire ends), 1-178
ports, 1-298	extension design rule, 3-23
rulers, 1-301	extension design rules, 3-23
textual, 1-277	external subcircuit models, 2-231
wires, 1-290	Extract
effective channel pitch, 2-52	General, 3-98
electrical models, 2-231, 2-325	Output, 3-101
electrically connected objects	Subcircuit, 3-105
defined, 2-151	extract definition file
editing, 2-222, 2-223	comments, 3-124
element description file	connections, 3-124
format, 3-261	devices, 3-126
element description file (LVS command-line	format, 3-263
option), 3-248	extract definition files, 3-88
element description file, example, 3-237	extraction
Elmore delay, 2-114	capabilities defined, 3-84

configuring, 3-86	Print Preview, 1-66
defining capacitance for resistors and ca-	Print Setup, 1-62
pacitors, 3-87	Replace Setup, 1-82
defining devices and connections, 3-86	Save, 1-55
subcircuit recognition, 3-109	Save As, 1-55
	file formats
	CAP, 2-107, 2-323
	CIF, 199
	EDIF, 2-326
F	element description file, 3-261
•	extract definition file, 3-263
	GDSII, 211
fabrication cell, 1-419	INI, 1-113
fanout, 3-221	LVS output file, 3-264
fast iteration (LVS command-line option),	node and element list file, 3-268
3-249	prematch file, 3-266
File >	SDF, 2-113, 2-334
Close, 1-54	SPICE file, 3-270
Exit, 1-80	TDB, 1-57
Export Mask Data, 191	TPR, 2-337
Export Setup, 1-88	TTX, 1-90
Import Mask Data, 185	XST, 1-492
Info, 1-68	file information
New, 1-48	accessing, 1-68
Open, 1-50	file locking, 148
Print, 1-58	file parameters, 1-145
	files, 1-47

Index G

closing, 1-54	G
creating, 1-48	-
exiting, 1-80	
exporting, 191	GaASFET
formats, 1-5	syntax in EXT file, 3-135, 3-136
importing, 185	GDI resources, 1-24
new, 1-48	GDII export options, 1-153
opening, 1-50	GDSII data type, 215
saving, 1-55	assignment of, 215, 1-365
startup, 1-15	for ports, 1-300
Find Next/Find Previous, 1-351	layer setup, 1-159
finding objects, 1-349	GDSII files, 185, 191, 195
flattening hierarchy, 1-434	GDSII format, 211
Flip/Rotate commands, 1-360	compatible wire styles, 1-181
floorplans, 1-4	data types, 212
fragmented classes, 3-199	wires, 217
comparing, 3-200	GDSII import options, 189
output, 3-199, 3-229	GDSII number, 1-159
resolving, 3-231	GDSII properties
fringe capacitance	editing, (UPILIB)2
in capacitance file, 2-109	generated layers, 1-436
in SDF file, 2-115	45-degree objects and, 1-476
	AND operation, 1-444
	Boolean operations, 1-444
	defining, 1-441
	design rule checking, 3-14
	for DRC and Extract, 1-475

Index H

Н

```
header files (for UPI), 1-123, 4-8, 4-11
Help, 1-22
Help >
    About L-Edit, 1-23
hiding
    generated layers, 1-473
    insides, 239
    layers, 230
    objects, 224
hierarchical information in automorph classes,
         3-221
hierarchical lock/unlock, 1-395
hierarchy, 1-3
highlight mode, 2-200, 2-203
hot keys
    binding macros to, 4-27
```

	insides
	hiding, 239
	showing, 239
I/O signals	instance caching, 1-24
in EDIF, 2-330	instanced cell, 1-422
of SPR core, 2-66, 2-330	instances, 1-3, 1-422
ignore bulk nodes (LVS command-line option),	arrays of, 1-429
3-245	creating, 1-424
importing files, 185	editing, 1-431
CIF, 185	flattening, 1-434
GDSII, 185	interconnect model information, 2-252
include files, 4-11	internal units, 1-130
incremental repositioning, 1-358	interpad connections, 2-132
indent middle rows, 2-98, 2-102	interpreted macros
indent ratio, 2-102	creating, 4-14
inductor	debugging, 4-30
syntax in EXT file, 3-132	running, 4-12
syntax in SPICE file, 3-270	
INI format, 1-113	
initialization (BPR), 2-173	
changes requiring re-initialization, 2-184	
re-initializing, 2-186	J
requirements, 2-154	•
initializing setup	
SPR, 2-43	JFET
input file types, 147	syntax in EXT file, 3-137
inside, 1-452	*

Index K

syntax in SPICE file, 3-273	launching LVS, 146
	layer setup, 1-83
	import and exporting, (UPILIB)9
	saving, (UPILIB)7
	layer spacing
K	in core routing, 2-53
IX.	in pad routing, 2-89
	layer-cell spacing (SPR), 2-53
keep-outs	layer-core spacing (SPR), 2-53
defined, 2-151	layer-pad spacing (SPR), 2-53
routing, 2-156, 2-208	layers
keyboard assignments	adding, 1-157
writing to a configuration file, 1-121	CIF names, 206
keyboard settings	hiding, 230
Setup Application, 1-119	locking, 1-38, 1-356, 1-474
	setup, 1-155
	showing, 230
	layer-to-layer capacitance, 2-47
	layout area, 1-44
1	layout files
L	in SPR, 2-20
	layout palette
label nodes with parts 2 101 2 107	creating, 4-32
label nodes with ports, 2-101, 2-107	creating resources for, 4-33
lambda-based design, 1-6	layout style (wire joins), 1-178
LAmbiguousFillType, 4-575	leaf-level, 239
launching L-Edit, 1-15	L-Edit

Index M

building blocks, 1-2	M
features, 1-2, 1-8, 2-9, 3-4, 297	141
L-Edit command menus, 1-20	
Cell, 1-20, 508	Macro dialog, 4-3
Draw, 1-20, 506	macro dialog
Edit, 1-20, 500	adding, 4-7
File, 1-20, 498	macros, 295
Help, 1-21, 512	adding, 4-7
Setup, 1-20, 509	manual placement
Tools, 1-21, 510	in SPR, 2-58
View, 1-20, 502	mapping cells and ports (BPR), 2-180
Window, 1-21, 511	mapping cells and ports (SPR), 2-24, 2-39
L-Edit program icon, 1-15	mapping table (BPR), 2-180
library files, 1-153	mapping table (SPR), 2-24, 2-39
list elements and nodes (LVS command-line	maximum geometrical difference (LVS com-
option), 3-250	mand-line option), 3-247
locator, 1-42	maximum value difference (LVS command-
coordinate system, 1-138	line option), 3-247
units, 1-42, 1-140	memory limits, 1-5
locking nets, 2-229	MEMS design example, 3-237
log files (for UPI), 1-123, 4-8	menu bar, 1-20
logo generation, (UPILIB)11	menu items
LVS	binding macros to, 4-29
algorithms, 3-210	menus, 151–153
limitations, 3-210	merging objects, 1-274
output, 3-216	MESFET
LVS output file format, 3-264	syntax in EXT file, 3-135, 3-136

syntax in SPICE file, 3-273	N
minimum bounding box, 1-314	
defined, 2-151	
minimum spanning tree topology, 2-235	net criticality
minimum width design rules, 3-18	in EDIF, 2-331
mirror ports, 2-139	in SPR, 2-57
mirroring, 2-136	net delay
miter style (wire joins), 1-178	calculation (SPR), 2-119
Mode Setup dialog, 4-6	model formula (SPR), 2-114
model definition files	syntax, 2-335
in time domain simulation, 2-255	net length in SPR, 2-323
MOSFET	net length reduction, 2-100
syntax in EXT file, 3-139	net selection, 2-202
syntax in SPICE file, 3-273	netlist browser, 2-227
MOSFETs	netlist comparison, 3-195
permuted classes, 3-231	resolving discrepancies, 3-213
mouse buttons bar, 1-42	Netlist Navigator, 2-227
mouse snap grid, 1-138, 3-67	netlists
Mouse Wheel Functions, 247	CP statements, 2-161
Move By, 1-359	EDIF format, 2-24, 2-326
moving	mapping (BPR), 2-180
objects, 1-356	mapping (SPR), 2-24, 2-39
multiple object editing, 1-279	synchronizing with design, 2-156, 2-180, 2-183
	time domain simulation output, 2-252
	TPR format, 2-337
	nets

locking, 2-229	copying, 1-362
selecting, 2-202	deleting, 1-366
nibbling objects, 1-274	deselecting, 1-347
nodal capacitance, 2-47	drawing, 1-255
files, 2-107, 2-323	duplicating, 1-362
nodal properties, 2-107	finding, 1-349
node and element list file, 3-268	grouping and ungrouping, 1-353
node labeling, 3-89	hiding, 224
nonpolarized elements (LVS command-line op-	instances, 1-251
tion), 3-250	moving, 1-356, (UPILIB)13
not exist design rules, 3-19	pasting, 1-364
NOT operation, 1-445, 1-457	pie wedges, 1-251
Nudge commands, 1-358	polygons, 1-250
nudging, 1-358	ports, 1-251
number of rows, 2-98	reorienting, 1-360
numerical repositioning, 1-359	repeated copying, 1-363
	resizing and reshaping, 1-270
	rulers, 1-251
	selecting, 1-334
	showing, 224
0	slicing, 1-273
	tori, 1-251
	types, 1-250
objects	wires, 1-250
boxes, 1-250	opening
circles, 1-250	cells, 1-373
,	files 1-50

optimization (SPR)	Р
factor, 2-104	-
in placement, 2-103	
in routing, 2-100	pad cell abutment ports, 2-70, 2-132
optimize network, 3-227, 3-232	pad cell mirror ports, 2-70, 2-139
optimize network (LVS command-line option),	pad cells, 2-132
3-251	without bond pads, 2-136
optimizing design rule checking, 3-81	corner, 2-135
OR operation, 1-445, 1-455	naming and ordering, 2-76
origin, 1-44	orientation, 2-136
OTC routing (SPR), 2-47, 2-49	pad contact layer, 2-86
output	pad route design rules
automorph class example, 3-220	illustrated, 2-89
detailed trial matching, 3-224	pad routing
fragmented class, 3-229	to a core, 2-26
MEMS design example, 3-237	to a padframe, 2-29
parameter matching example, 3-218	pad via, 2-90
parsing, 3-216	padframe
output file (LVS command-line option), 3-253	dimensions, 2-73
output file types, 147	illustrated, 2-30
overlap capacitance (SPR), 2-109	pad name requirements, 2-76
overlap design rules, 3-21	ports, 2-29, 2-70
over-the-cell routing (SPR), 2-47, 2-49	routing, 2-29
	setup, 2-68
	padframe generation
	with netlist, 2-31
	without netlist, 2-31

padlist, 2-73	integrity checking, 3-67
panning, 244	merging, 1-274
parameter matching, 3-205, 3-218	nibbling, 1-274
parasitic capacitance, 3-271	port construction
parsing, 3-216	illustrated, 3-118
paste buffer, 1-364	port mapping
Paste to Cursor, 1-365	in BPR, 2-180
pasting objects, 1-364	in SPR, 2-39, 2-41
performance settings, 1-128	port text size
permuted classes, 3-207-3-209, 3-231	in GDSII format, 219
pie wedges	scaling, (UPILIB)5
drawing, 1-256	ports
pin types	definitions for global signals, 2-141
defining, 2-232	drawing, 1-268
editing, 2-231	editing, 1-298
pin-to-pin delay	mapping (BPR), 2-180
calculation (SPR), 2-118	mapping (SPR), 2-39, 2-41
model formula, 2-113	postiteration matching, 3-204
syntax, 2-334	power pad cells, 2-135
placement (BPR), 2-187	power ports, 2-123
automatic, 2-189, 2-190	in pad cells, 2-132
preservation, 2-183	in standard cells, 2-123
placement (SPR), 2-55	power rail width, 2-64
polygons	power rails, 2-124
adding vertices, 1-272	power signal
drawing, 1-257	in SPR, 2-38
editing, 1-284, 1-286	power supply pads, 2-135

predefined setup files, 1-49	renaming properties, 1-77
prematch file, 3-204	viewing properties, 1-71
format, 3-266	Properties dialog, 1-73
LVS command-line option, 3-254	property tokens, 3-94
preiteration matching, 3-203	P-SPICE syntax (LVS command-line option),
prematch files	3-254
input, 3-225	
ouput, 3-226	
resolving fragmentation of an automorph	
class, 3-222	
primitives, 1-3, 1-422	Q
printing, 1-58	4
hard copy, 1-6	
printing cell hierarchy, 1-398	quiet (LVS command-line option), 3-255
process definition files, 1-482, 1-492	1 //
process steps	
etch, 1-483	
grow/deposit, 1-483	
implant/diffuse, 1-484	R
program icon, 1-15	n
properties, 1-70	
adding properties, 1-76	receiver model information, 2-252
deleting properties, 1-77	recognition layer, 3-89, 3-92, 3-93, 3-126,
deleting values, 1-78	3-131
editing properties, 1-71	Redo, 1-368
editing values, 1-78	redo buffer, 1-368
GDSII, (UPILIB)2	1000 001101, 1 500

Index R

reference points, 1-314	3-222
refreshing the screen, 241	with prematch files, 3-223
region-only design rule checking, 3-74	fragmented classes, 3-231
renaming cells, 1-376	resolving verification errors, 3-199, 3-213
rendering	restoring, (UPILIB)7
color, 1-173	Rotate/Flip commands, 1-360
layers, 1-161, 1-166	round style (wire ends and joins), 1-178
modes, 1-163, 1-165	routing
outlines, 1-175	blocks, 2-156
passes, 1-163, 1-172	clock signals, 2-32
patterns, 1-172	keep-outs, 2-156, 2-208
reorienting objects, 1-360	over-the-cell, 2-47, 2-49
repeated copying, 1-363	three-layer, 2-47
replace series chain MOSFETs (LVS com-	topologies, 2-232, 2-234
mand-line option), 3-255	routing guides, 2-188
repositioning	defined, 2-152
incremental, 1-358	display in assisted manual routing, 2-215
numerical, 1-359	editing, 2-189
repositioning, graphical, 1-356	hiding display, 2-230
rescaling, 1-131	selecting, 2-189
resistor	routing layers
syntax in EXT file, 3-130	changing, 2-219
syntax in SPICE file, 3-270	defining, 2-204
resizing and reshaping objects, 1-270	routing ports (BPR)
resolving	defined, 2-152
discrepancies, 3-213	defining for blocks, 2-157
fragmentation of an automorph class.	external, 2-161

labeling, 2-158 placement, 2-158 routing topologies, 2-235	LVS batch files, 3-244
daisy chain, 2-237	
minimum spanning tree, 2-235	_
star, 2-236	S
routing wires	
deleting (BPR), 2-221 editing operations on (BPR), 2-224 in standard cells, 2-127 in standard cells (SPR), 2-127 row base name, 2-47 row crosser cells, 2-102, 2-128, 2-130 row crosser ports, 2-46, 2-128, 3-120 row indent ratio, 2-102 row length, 2-98 RUL files, 3-15 rule exceptions, 3-25 rule lists, 3-14 rule sets, 3-12 rule types, 3-17 rulers drawing, 1-269 editing, 1-301 running compiled macros, 4-13 interpreted macros, 4-12	saving cells, 1-375, (UPILIB)4 files, 1-55 SDF calculation, 2-114 SDF format, 2-113, 2-334 selecting and deselecting blocks, 2-203 cycle selection, 1-340 deselecting objects, 1-347 edge, 1-340 electrically connected objects, 2-222 explicit deselection, 1-347 explicit selection, 1-335 extend selection, 1-340 hidden deselection, 1-348 implicit deselection, 1-347 implicit selection, 1-347 implicit selection, 1-339 instances, 2-203

nets or connections, 2-199	Drawing, 1-145
nets, using routing guides, 2-189	Grid, 1-138
selecting objects, 1-334	Selection, 1-141
selection range, 1-142	Technology, 1-134
universal deselection, 1-348	Xref files, 1-151
universal selection, 1-346	Layers, 1-156, 1-437
selecting drawing tools, 1-252	General, 1-158
selecting layers, 1-252	Rendering, 1-161
selection	Palette, 1-107
cycle, 1-340	Special Layers, 1-182
edge, 1-340	Setup > Design—Xref files, 1-153
explicit, 1-335	setup information
extend, 1-340	design rule check, 3-12
implicit, 1-339	Setup Layers
universal, 1-346	General, 206
selection box, 1-117	setup window, 156
self-intersecting polygons, 3-67	Advanced Parameters, 164
separation into classes, 3-197	File, 158
set mode, 1-167	Options, 161
Setup >	Performance, 167
Application, 1-111	Verbosity Level, 169
General, 1-115	shortcut keys
Keyboard, 1-119	writing to a configuration file, 1-121
UPI, 1-123	showing
Warnings, 1-122	generated layers, 1-473
Design, 1-130	insides, 239
Curves, 1-148	layers, 230

.OPTION, 3-284
.PARAM, 3-284
.SUBCKT, 3-279
SPICE file, 3-270
SPICE file format
comment lines, 3-287
parameter values, 3-285
passive elements, 3-270
restrictions, 3-288
subsircuit instances, 3-277
SPICE OUTPUT properties, 3-94
example, 3-96
SPR
defined, 2-17
design files, 2-19
design flow, 2-5, 2-20
design tips, 2-24
files required for, 2-19
initializing setup, 2-43
procedure outlined, 2-20
setup, 2-36
technology setup, 2-19
SPR Core Setup
Design Rules, 2-51
General, 2-45
Global Signals, 2-59
I/O Signals, 2-64

Layers, 2-47	subcircuit
Placement, 2-55	syntax in EXT file, 3-141
Power, 2-63	syntax in SPICE file, 3-277
SPR layout files, 2-20	subcircuit cell design, 3-111
SPR Pad Route Setup, 2-81	subcircuit connection ports
Core Signals, 2-91	illustrated, 3-116
Design Rules, 2-87	subcircuit models, 2-253, 2-255
General, 2-84	subcircuit recognition, 3-109
Layers, 2-85	activation, 3-110
Padframe Signals, 2-93	cell design for, 3-111
SPR Padframe Setup	connection ports, 3-112
General, 2-69	connections, 3-114
Layout, 2-72	cross ports, 3-120
SPR Place and Route, 2-95	subcircuit recognition layer, 3-106, 3-111
stacked vias, 1-164	subcircuit recognition polygons, 3-111
rendering, 1-164	as keep-outs, 2-157
standard cells, 2-123	defined, 2-152
libraries, 2-122	illustrated, 3-115
special, 2-130	subtract mode, 1-170
standard delay format files, 2-334	surround design rules, 3-21
Standard toolbar, 1-26	
star topology, 2-236	
starting L-Edit, 1-15	
startup files, 1-15	
status bar, 155	
status bar (L-Edit), 1-40	
straightening curves, 1-276	

T	Netlist Navigator, 2-227, 2-228
•	Route All, 2-204
	Route Selected, 2-204
Tanner Place and Route format, 2-337	Setup, 2-201, 2-206, 2-217
TDB format, 1-57	Signal Integrity, 2-250
technology setup	Timing Analysis, 2-243
in SPR, 2-19	Unroute All, 2-204
technology units, 1-130	Unroute Selected, 2-204
text files	Clear Error Layer, 3-79
creating, 172	Clear Generated Layers, 1-474
editing, 173	Cross-Section, 1-487
opening, 172	DRC
searching, 174–176	Setup Design Rules, 3-69
text window, 171	DRC Box, 3-62
textual descriptions of objects, 1-41	Extract, 3-97
textual editing, 1-277	General, 3-98
three-layer routing, 2-47, 2-48	Output, 3-101
tie-to-ground cell, 2-46, 2-130	Subcircuit, 3-105
tie-to-power cell, 2-46, 2-130	Generate Layers, 1-469
time domain simulation, 2-241, 2-252	Macro, 4-3
toolbars, 153–155	SPR
Drawing, 1-31	Place and Route, 2-95
Locator, 1-42	Setup, 2-36
Tools >	Summary, 2-22
BPR	Workgroup >
Automatic Placement, 2-191	Examine XrefCell Links, 1-401
Initialization, 2-174	Tools $>$ DRC, 3-62

Tools > DRC Box, 3-62	U
Tools > Macro, 4-4	•
top-level BPR cell, 2-146, 2-159	
defined, 2-153	undoing operations, 1-367
top-level I/O cell, 2-146, 2-160, 2-177	ungrouping objects, 1-353
defined, 2-153	UPI
designs without, 2-171	include files, 4-11
illustrated, 2-170	UPI header files, 4-11
in schematic, 2-266	UPI library
initializing, 2-160	SeeUPILIB
in schematic, 2-161, 2-162	UPI operating modes, 4-6
topological matching, 3-198	UPILIB
topologies, 2-232, 2-234	Alignment Toolbar, (UPILIB)13
daisy chain, 2-237	GDS Properties, (UPILIB)2
minimum spanning tree, 2-235	Importing and Exporting Layer Settings,
star, 2-236	(UPILIB)9
tori	Layer Manager, (UPILIB)7
drawing, 1-257	Logo Generator, (UPILIB)11
TPR format, 2-337	Save Cell to File, (UPILIB)4
transmission line	Text Resize, (UPILIB)5
syntax in SPICE file, 3-270	user files, 1-114
TTX format, 1-90	user interface, 149–183
tutorial, 188–194	user-programmable interface, 295

V	Display, 222
•	Exchange, 248
	Goto, 248
variable grid, 1-6	Hierarchy Level >
.vdb files, 147	Show one less level, 238
examples, 3-215	Show one more level, 238
Vdd pad cells, 2-135	View hierarchy level, 238
verbosity level (LVS command-line option),	Home, 242
3-256	Insides, 239, 240
verification errors, 3-199, 3-213	Layers, 231
verification options, 3-245-3-258	Layers >
verification queue, 181–183	Hide Generated, 1-473
verification window, ??-180	Show Generated, 1-473
vertices	Objects, 225
limitations on, 198	Pan >
vertices, adding, 1-272	Down, 244
via minimization (BPR), 2-209	Left, 244
via model information, 2-252	Right, 244
via reduction	To Cell Edge, 245
in BPR, 2-209	To Selections, 244
in SPR, 2-100	Up, 244
via surrounds (SPR), 2-53	Redraw, 241
via widths (SPR), 2-53	Toolbars, 1-26
vias	Zoom >
editing operations on, 2-225	In, 242
View >	Mouse, 245
Design Navigator, 1-386	Out, 242

Index W

View > Status Bars, 1-39	Windows clipboard
viewing	copying to, 1-363
layout hierarchy, 238	wire widths
selected nets or connections, 2-200	in core routing, 2-53
views	wires
exchanging, 248	adding sections, 1-272
panning, 244	adding vertices to, 1-272
zooming, 242	CIF-compatible styles, 1-181
	default styles, 1-181
	drawing, 1-257
	editing, 1-290
	end styles, 1-178
W	end styles in automatic routing, 2-156
VV	GDSII-compatible styles, 1-181
	join styles, 1-178
winding number, 1-263	merging, 1-274
Window >	nibbling, 1-274
Arrange Icons, 1-22	terminology, 1-176
Cascade, 1-21	width, 1-176
Close All Except Active, 1-22	workgroup files, 1-114
(open window list), 1-22	write CAP file, 2-101, 2-107, 2-323
Tile Horizontally, 1-21	write SDF file, 2-101, 2-113, 2-334
Tile Vertically, 1-22	
window stretch editing, 1-272	
windows stretch editing, 1 272	
arranging, 1-21	

Index X



Xref file, 1-153
XrefCells, 1-153, 1-399
changing the referenced cell, 1-406
dependent cells, 1-410
examining, 1-401
unlinking, 1-409
updating, 1-407
XrefCells, deleting, 1-413
XST format, 1-492

Ζ

zoom/selection box, 1-117 zooming, 242



yes to all questions (LVS command-line option), 3-257