APPENDIX A THE C GATE AND THE VIRTEX-5 FPGA

The Muller C ("Completion") gate is a sequential circuit element which switches only when all its inputs have the same value. When inputs disagree, the gate output retains its previous value. Any multi-input C gate can be expressed as a cascade of 2-input C gates (henceforth MULLER). This appendix describes the MULLER gate and derives its realization on the Xilinx Virtex-5 FPGA.

Boolean expressions of sequential elements need special notation to distinguish between the current value and next value of signals. We denote both the signal and its current value by the signal name. Hence, a denotes the value of signal 'a' at the current instant. Let a' denote its value at the next instant and \overline{a} its logical negation. a'' will be the value of 'a' after a'. Also, let \oplus , · and + represent logical XOR, AND and OR respectively.

The MULLER gate can be modelled as a latch which is transparent to one of its inputs only when both of them agree:

$$\text{MULLER}(a,b)' = \overline{(a \oplus b)} \cdot a + (a \oplus b) \cdot \text{MULLER}(a,b) \quad (1)$$

A.1 Xilinx Virtex-5 Primitives

The Xilinx Virtex-5 FPGA contains 4 storage elements in each SLICE. A storage element can be configured as a level-sensitive latch with input driven by a LUT in the same SLICE. The latch is transparent when the control signal clock CLK is LOW. Any latch element can either be instantiated directly as a *Transparent Data Latch with Asynchronous Clear and Preset and Gate Enable* (LDCPE) primitive or inferred by the Xilinx Synthesis Tool (XST).

Although XST enables optimization across modules, inferred synthesis may combine handshake stages to produce unwanted behaviour. For guaranteed functionality, the LD-CPE primitive must be used. Its inputs are asynchronous clear (CLR) and preset (PRE), gate enable (GE), gate (G) and data (D):

$$LDCPE' = \overline{CLR} \cdot (PRE + (GE \cdot G) \cdot D) + \overline{CLR} \cdot (\overline{GE \cdot G}) \cdot LDCPE$$
 (2)

A straightforward way of synthesizing MULLER on Virtex-5 would be to program a LUT for the XNOR gate $\overline{(a\oplus b)}$ and connect its output to CLK.

A.2 C Gate using RS and SR Latches

MULLER can be implemented by a single latch and LUT, but is prone to spurious transitions in inputs. One of the latch inputs ($a \oplus b$ as <code>enable</code>) will involve additional delay of an LUT and arrive later than the other input – thus exhibiting wrong behaviour. It is mandatory for a latch <code>clk</code> signal to be driven by a buffer in Virtex 5; thus the latch and LUT are on separate slices thereby exacerbating the delay mismatch.

Using two latches reduces the risk of an output transition due to glitching. A well known implementation of MULLER using RS and SR latches due to Murphy [TODO: cite murphy] can be used for this purpose.

Both SR and RS latches have two inputs set (S) and reset (R). SR latch is equivalent to the RS latch with R and S inputs interchanged and the output inverted.

$$RSLatch(S,R)' = \overline{R} \cdot (S + RSLatch)$$
 (3)

$$SRLatch(S,R)' = S + \overline{R} \cdot SRLatch$$
 (4)

For brevity MULLER(a,b) is denoted by c. One can easily simplify eqn. 1 (using identity $x+\overline{x}\cdot y=x+y$) to obtain:

MULLER
$$(a,b)' = c'$$

$$= (a \cdot b + \overline{a} \cdot \overline{b}) \cdot a + (a \cdot \overline{b} + \overline{a} \cdot b) \cdot c$$

$$= a \cdot (b + \overline{b} \cdot c) + \overline{a} \cdot b \cdot c$$

$$= a \cdot c + b \cdot (a + \overline{a} \cdot c)$$

$$= a \cdot b + (a + b) \cdot c$$
(5)

To express MULLER in terms of SR and RS latches, observe that eqn. 5 contains only true values of inputs but R appears inverted in both SR and RS latches (eqs. 4 and 3). Hence, R of the latches will be \overline{a} or \overline{b} . Only the expression for RS latch (eqn. 3) has a minterm containing both R and S, which will produce the minterm $a \cdot b$ in eqn. 5.

Therefore, the RS latch appears in the first stage producing the minterms $a \cdot b$ and $a \cdot c$ or $b \cdot c$ (depending on R being \overline{a} or \overline{b} respectively). The SR latch forms the second stage. Since S appears alone in its expression, we connect the RS output to S and the input other than R of previous stage to the R of the second stage.

Representing the RS output by p and the subsequent SR output by q, we have:

RSLatch(S =
$$a$$
, R = \overline{b}) = p' = $a \cdot b + b \cdot p$
SRLatch(S = p , R = \overline{a}) = g' = $p + a \cdot g$ (6)

From above, we have $q'' = p' + a' \cdot q' = (a \cdot b + b \cdot p) + a' \cdot (p + a \cdot q)$. Assuming input steady state i.e. a'' = a' = a and b'' = b' = b,

$$q'' = a \cdot b + a \cdot p + b \cdot p + a \cdot q$$

$$= a \cdot b \cdot (1+q) + (a+b) \cdot p + a \cdot q$$

$$= a \cdot b + (a+b) \cdot p + a \cdot q + a \cdot b \cdot q$$

$$= a \cdot b + (a+b) \cdot p + (a+b) \cdot a \cdot q$$

$$= a \cdot b + (a+b) \cdot (p+a \cdot q)$$

$$= a \cdot b + (a+b) \cdot q'$$

$$(7)$$

This proves the equivalence of the latch pair (eqn. 6) to MULLER (eqn. 5).

It may appear that the heuristic used to connect the pair just happened to prove equivalent to MULLER. However, the circuit really was synthesized using reductions on a Signal Transition Graph (STG) specification [TODO: cite murphy]. The synthesis algorithm matches STG leaf nodes to the target specification – like our heuristic [TODO: Find citation]. Note that the difference of SR and RS latch expressions (eqs. 4 and 3) helped using the heuristic: it would be much harder to conceive MULLER using 2 SR latches.

The LDCPE primitive can be easily configured as RS and SR latches. To obtain LDCPE = RSLatch(S,R) by comparing eqs. 2 and 3, set CLR = R and $\overline{\text{GE} \cdot \text{G}} = 1$. Then, PRE = S. Similarly, for SRLatch set $\overline{\text{CLR}} = 1$, (GE \cdot G) = R,D = 0 and PRE = S.