


Lab 01:

Objective: To design and verify the operation of basic logic gates- AND, OR and NOT using proteus simulation software.




Truth table:

Input A	Input B	AND ($y = A \cdot B$)	OR ($y = A + B$)	NOT ($y = \bar{A}$)
0	0	0	0	1
0	1	0	1	1
1	0	0	1	0
1	1	1	1	0

Lab 02:

Objective: To design and verify the operation of universal logic gates- NAND and NOR using proteus simulation software.




Truth Table:

A	B	A · B	A + B	NAND ($y = \overline{A \cdot B}$)	NOR ($y = \overline{A + B}$)
0	0	0	0	1	1
0	1	0	1	1	0
1	0	0	1	1	0
1	1	1	1	0	0

Lab 03:

Objective: To implement and verify XOR and XNOR gates using basic logic gates in proteus simulation software.




Truth table:

A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1


Lab 04:

Objective: To verify De Morgan's two laws using logic gates implementation in proteus and compare both sides of the expression.




Lab 06:

Objective: To design a **Half Adder** circuit using fundamental logic gates (XOR and AND).




Lab 07:

Objective: To simulate the designed Full Adder circuit using proteus simulation software.




Lab 08:

Objective: To design a full adder circuit by combining two half adders and verify it's output.




Lab 09:

Objective: To design a 4 bit encoder using logic gates and verify the binary output codes for all valid input.




Lab 10:

Objective: To design a 3 to 8 bit decoder using logic gates and verify that only one output activates for each input combination.



Lab 11:

Objective: To design an SR flip=flop verify it's truth and extitation tables.



Truth table:


S	R	Q _{next}	Operation
0	0	Q	No change
0	1	0	Reset
1	0	1	Set
1	1	X	Invalid

Excitation Table:

Q _n	Q _{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Lab 12:

Objective: To design and verify the JK flip-flop operation including toggle behavior.



Truth table:


J	K	Q _{next}
0	0	Q
0	1	0
1	0	1
1	1	toggle

Excitation table:

Q _n	Q _{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Lab 13:

Objective: To implement and test the D flip-flop using logic gates.



Truth table:

clk	D	Q _{next}
1	0	0
1	1	1

Excitation Table:

Q _n	Q _{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Lab 14:

Objective: To design a T flip-flop and verify its toggle behavior.

Truth table:

T	Q _{next}
0	Q _n
1	Q _n

Excitation Table:

Q _n	Q _{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

