



Lab 01:

Objective: To design and verify the operation of basic logic gates- AND,OR and NOT using proteus simulation software.




Lab 02:

Objective: To design and verify the operation of universal logic gates-NAND and NOR using proteus simulation software.




Lab 03:

Objective: To implement and verify XOR and XNOR gates using basic logic gates in proteus simulation software.




Lab 04:

Objective: To verify De Morgan's two laws using logic gates implementation in proteus and compare both sides of the expression.




Lab 06:

Objective: To design a **Half Adder** circuit using fundamental logic gates (XOR and AND).




Lab 07:

Objective: To simulate the designed Full Adder circuit using proteus simulation software.




Lab 08:

Objective: To design a full adder circuit by combining two half adders and verify it's output.




Lab 09:

Objective: To design a 4 bit encoder using logic gates and verify the binary output codes for all valid input.




Lab 10:

Objective: To design a 3 to 8 bit decoder using logic gates and verify that only one output activates for each input combination.




Lab 11:

Objective: To design an SR flip-flop verify it's truth and excitation tables.




Lab 12:

Objective: To design and verify the JK flip-flop operation including toggle behavoir.



Lab 13:

Objective: To implement and test the D flip-flop using logic gates.



Lab 14:

Objective: To design a T flip-flop and verify it's toggle behavoir.

