64Mb N-die SDRAM Specification

54 TSOP-II with Lead-Free and Halogen-Free

(RoHS compliant)

Industrial Temp. -40 to 85°C

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Samsung products, contact your nearest Samsung office.
- 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure couldresult in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

^{*} Samsung Electronics reserves the right to change products or specification without notice.



Table of Contents

1.0 FEATURES	4
2.0 GENERAL DESCRIPTION	4
3.0 Ordering Information	4
4.0 Package Physical Dimension	5
5.0 FUNCTIONAL BLOCK DIAGRAM	6
6.0 PIN CONFIGURATION	7
7.0 Input/Output Function Description	7
8.0 ABSOLUTE MAXIMUM RATINGS	8
9.0 DC OPERATING CONDITIONS	8
10.0 CAPACITANCE	8
11.0 DC CHARACTERISTICS (x16)	9
12.0 AC OPERATING TEST CONDITIONS	10
13.0 OPERATING AC PARAMETER	10
14.0 AC CHARACTERISTICS	11
15.0 DQ BUFFER OUTPUT DRIVE CHARACTERISTICS	11
16.0 IBIS SPECIFICATION	12
17 0 SIMPLIFIED TRUTH TARLE	14



Revision History

Revision	Month	Year	History
1.0	December	2007	- Release SPEC revision 1.0
1.1	December	2007	- Revised ICC6 current SPEC of lowpower
1.11	March	2008	- Added Package pin out lead width
1.12	July	2008	- Corrected typo of temperature condition on page 10



1M x 16Bit x 4Banks SDRAM

1.0 FEATURES

- JEDEC standard 3.3V power supply
- · LVTTL compatible with multiplexed address
- · Four banks operation
- MRS cycle with address key programs
 - -. CAS latency (2 & 3)
 - -. Burst length (1, 2, 4, 8 & Full page)
 - -. Burst type (Sequential & Interleave)
- · All inputs are sampled at the positive going edge of the system clock
- · Burst read single-bit write operation
- DQM (x8) & L(U)DQM (x16) for masking
- Auto & self refresh
- 64ms refresh period (4K cycle)
- · Lead-Free and Halogen-Free Package
- · RoHS compliant
- Support Industrial Temp (-40 to 85°C)

2.0 GENERAL DESCRIPTION

The K4S641632N is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

3.0 Ordering Information


Part No.	Orgainization	Max Freq.	Interface	Package
K4S641632N-LI/P60	4Mb x 16	166MHz(CL=3)	LVTTL	54pin TSOP(II)
K4S641632N-LI/P75	41010 X 10	133MHz(CL=3)	LVIIL	Lead-Free & Halogen-Free

Organization	Row Address	Column Address
4Mx16	A0~A11	A0-A7

Row & Column address configuration




4.0 Package Physical Dimension



54Pin TSOP(II) Package Dimension



5.0 FUNCTIONAL BLOCK DIAGRAM



* Samsung Electronics reserves the right to change products or specification without notice.

6.0 PIN CONFIGURATION

x16			x16	
DQ0 VDDQ DQ1 DQ2 Vssq DQ3 DQ4 VDDQ DQ5 DQ6 Vssq DQ7 VDD LDQM WE CAS RAS CS BA0 BA1 A10/AP A0 A1 A2 A3	O 1 1 2 3 3 4 4 5 5 6 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27	54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Vss DQ15 Vssq DQ14 DQ13 VDDQ DQ12 DQ11 Vssq DQ10 DQ9 VDDQ DQ8 Vss N.C/RFU UDQM CLK CKE N.C A11 A9 A8 A7 A6 A5 A4 Vss	54Pin TSOP (II) (400mil x 875mil) (0.8 mm Pin pitch)

7.0 Input/Output Function Description

Pin	Name	Description
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row/column addresses are multiplexed on the same pins. Row address: RA0 ~ RA11, Column address: (x16: CA0 ~ CA7)
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM	Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ N	Data input/output	Data inputs/outputs are multiplexed on the same pins. (x16 : DQ0 ~ 15)
VDD/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.



8.0 ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Tstg	-55 ~ + 150	°C
Power dissipation	PD	1	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if "ASOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

9.0 DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -40 to 85°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	
Input logic high voltage	VIH	2.0	3.0	VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Vон	2.4	-	-	V	Iон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current	lu	-10	-	10	uA	3

Notes: 1. ViH (max) = 5.6V AC.The overshoot voltage duration is ≤ 3 ns.

- 2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.
- 3. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

10.0 CAPACITANCE

 $(V_{DD} = 3.3V, T_{A} = 23^{\circ}C, f = 1MHz)$

Pin	Symbol	Min	Max	Unit	Note
Clock	Cclk	2.5	4.0	pF	
RAS, CAS, WE, CS, CKE, DQM	Cin	2.5	5.0	pF	
Address	CADD	2.5	5.0	pF	
(x8 : DQ0 ~ DQ7), (x16 : DQ0 ~DQ15)	Соит	4.0	6.5	pF	



11.0 DC CHARACTERISTICS (x16)

(Recommended operating condition unless otherwise noted, TA = -40 to 85°C for x16 only)

Parameter	Symbol	Test Condition		Vers	sion	Unit	Note
Parameter	Symbol	rest Condition		60	75	Ullit	Note
Operating current (One bank active)	ICC1	Burst length = 1 tRc ≥ tRc(min) lo = 0 mA		80	65	mA	1
Precharge standby current in	charge standby current in			2	2	mA	
power-down mode Icc2PS CKE & CLK ≤ VIL(max), tcc = ∞				2	2		
Precharge standby current in	Icc2N	CKE \geq VIH(min), $\overline{CS} \geq$ VIH(min), tcc = 10 Input signals are changed one time during		1	5	m 1	
non power-down mode	Icc2NS	CKE \geq VIH(min), CLK \leq VIL(max), tcc = ∞ Input signals are stable	10		- mA		
Active standby current in	Icc3P	CKE ≤ VIL(max), tcc = 10ns	4		mA		
power-down mode	Icc3PS	CKE & CLK ≤ VIL(max), tcc = ∞	4				
Active standby current in	Icc3N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 10 Input signals are changed one time durir	30		mA.		
non power-down mode (One bank active)	Icc3NS	CKE \geq VIH(min), CLK \leq VIL(max), tcc = \circ Input signals are stable	25		IIIA		
Operating current (Burst mode)	ICC4	Io = 0 mA Page burst 4Banks Activated tccd = 2CLKs		120	110	mA	1
Refresh current	ICC5	trc ≥ trc(min)		120	110	mA	2
Self refresh current	ICC6	CKE < 0.2V	1		1		3
Sell reflesh current	ICCb	ONE SULZY	Р	40	00	uA	4

Notes: 1. Measured with outputs open.


- 2. Refresh period is 64ms.
- 3. K4S641632N-LI
- 4. K4S641632N-LP
- 5. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ)



12.0 AC OPERATING TEST CONDITIONS

 $(VDD = 3.3V \pm 0.3V, TA = -40 \text{ to } 85^{\circ}C)$

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

13.0 OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol	Ver	sion	- Unit	Note
raiailietei		Symbol	60	75		Note
Row active to row active delay		trrd(min)	12	15	ns	1
RAS to CAS delay		trcd(min)	18	20	ns	1
Row precharge time		trp(min)	18	20	ns	1
Pow active time		tras(min)	42	45	ns	1
Row active time		tras(max)	100		us	
Row cycle time		trc(min)	60	65	ns	1, 6
Last data in to row precharge		trdl(min)	2		CLK	2,5,6
Last data in to Active delay		tdal(min)	2 CLK + tRP		-	5
Last data in to new col. address	delay	tcdl(min)	1		CLK	2
Last data in to burst stop		tBDL(min)	1		CLK	2
Col. address to col. address delay		tccd(min)	1		CLK	3
Number of valid output data	CAS late	ncy = 3		2	02	4
Number of valid output data	CAS late	ncy = 2	1		- ea	4

Notes: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.
- 5. In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported. SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.
- 6. trc = trfc, trdl = twr.



14.0 AC CHARACTERISTICS

(AC operating conditions unless otherwise noted)

Parameter		Symbol	6	60	7	5	Unit	Note
		Symbol	Min	Max	Min	Max	Unit	
CLK cycle time	CAS latency=3	tcc -	6	1000	7.5	1000	ns	1
CLK cycle time	CAS latency=2		10	1000	10	1000		1
CLK to valid	CAS latency=3	tovo	-	5	-	5.4	- ns	1,2
output delay	CAS latency=2	tsac	-	6	-	6		
Output data hold time	CAS latency=3	toн	2.5	-	3	-	ns	2
	CAS latency=2		3	-	3	-		
CLK high pulse widt	CLK high pulse width		2.5	-	2.5	-	ns	3
CLK low pulse width	CLK low pulse width		2.5	-	2.5	-	ns	3
Input setup time		tss	1.5	-	1.5	-	ns	3, 4
Input hold time		tsн	1	-	0.8	-	ns	3, 4
CLK to output in Low-Z		tslz	1	-	1	-	ns	2
CLK to output in Hi-Z	CAS latency=3	to7	-	5	-	5.4		
	CAS latency=2	tshz	-	6	-	6	ns	

Notes: 1. Parameters depend on programmed CAS latency.

- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.
 - If tr & tf is longer than 1ns, transient time compensation should be considered,
 - i.e., [(tr + tf)/2-1]ns should be added to the parameter.
- 4. tss applies for address setup time, clock enable setup time, commend setup time and data setup time tsh applies for address holde time, clock enable hold time, commend hold time and data hold time

15.0 DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

Parameter	Symbol	Condition	Min	Тур	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	2.0	2.9	5.0	Volts/ns	1,2

Notes: 1. Rise time specification based on 0pF + 50 Ω to Vss, use these values to design to.


- 2. Fall time specification based on 0pF + 50 Ω to VDD, use these values to design to.
- 3. Measured into 50pF only, use these values to characterize to.
- 4. All measurements done with respect to Vss.



16.0 IBIS SPECIFICATION

Іон Characteristics (Pull-up)


on onaracteristics (i an ap)								
Voltage	200MHz/133MHz	200MHz/133MHz						
	Min	Max						
(V)	I (mA)	I (mA)						
3.45	-	-1.68						
3.30	-	-19.11						
3.00	-0.35	-51.87						
2.70	-3.75	-90.44						
2.50	-6.65	-107.31						
1.95	-13.75	-137.9						
1.80	-17.75	-158.34						
1.65	-20.55	-173.6						
1.50	-23.55	-188.79						
1.40	-26.2	-199.01						
1.00	-36.25	-241.15						
0.20	-46.5	-351.68						



lou Characteristics (Pull-down)

or orial dotter is ties (i all down)									
200MHz/133MHz	200MHz/133MHz								
Min	Max								
I (mA)	I (mA)								
43.92	155.82								
-	-								
43.36	153.72								
41.20	148.40								
40.56	146.02								
39.60	141.75								
38.40	136.08								
37.28	131.39								
30.08	105.84								
26.64	93.66								
21.52	75.25								
14.16	49.14								
	200MHz/133MHz Min I (mA) 43.92 - 43.36 41.20 40.56 39.60 38.40 37.28 30.08 26.64 21.52								


200MHz/133MHz Pull-down



VDD Clamp @ CLK, CKE, CS, DQM & DQ

	, , , , ,
VDD (V)	I (mA)
0.0	0.0
0.2	0.0
0.4	0.0
0.6	0.0
0.7	0.0
0.8	0.0
0.9	0.0
1.0	0.23
1.2	1.34
1.4	3.02
1.6	5.06
1.8	7.35
2.0	9.83
2.2	12.48
2.4	15.30
2.6	18.31


Minimum VDD clamp current (Referenced to VDD)



Vss Clamp @ CLK, CKE, $\overline{\text{CS}}$, DQM & DQ

	<u> </u>
Vss (V)	I (mA)
-2.6	-57.23
-2.4	-45.77
-2.2	-38.26
-2.0	-31.22
-1.8	-24.58
-1.6	-18.37
-1.4	-12.56
-1.2	-7.57
-1.0	-3.37
-0.9	-1.75
-0.8	-0.58
-0.7	-0.05
-0.6	0.0
-0.4	0.0
-0.2	0.0
0.0	0.0

Minimum Vss clamp current



Voltage





17.0 SIMPLIFIED TRUTH TABLE

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Command			CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA 0,1	A10/AP	A11, A9 ~ A0	Note
Register	Mode regist	er set	Н	Х	L	L	L	L	Х		OP code		1,2
	Auto refresh	1	Н	Н	L	L	L	Н	Х	X			3
Refresh	Self refresh	Entry	- 1	L	_			''	^				3
T C II C S I I		Exit	L	Н	L	Н	Н	Н	X		Х		3
		LXII			Н	Х	Х	Х					3
Bank active & row	Bank active & row addr.		Н	X	L	L	Н	Н	Х	V Row address		ddress	
Read &	Auto precha	irge disable	Н	Х	L	Н	L	Н	Х	V	L	Column address	4
column address	Auto precha	irge enable	11	^	J	- 11	L	11	^		Η		4,5
Write &	Auto precha	irge disable	Н	Х	L	Н	L	L	Х	<	L	Column address	4
column address	Auto precha	irge enable	11								Н		4,5
Burst stop			Н	X	L	Н	Н	L	Х		Х		6
Precharge	Bank select	ion	Н	Х	٦	L	Н	L	х	V	L X		
Frecharge	All banks		11	^	_	L				Х	Н ^		
Ola ala assas and an		Entry	Н	L	Ι	Χ	Χ	Χ	X	X			
Clock suspend or active power dowr	1	Littiy			L	V	V	V					
asars pensi dem		Exit	L	Н	Х	Χ	Х	Х	Х				
		Entry	Н	L	Н	Χ	Х	Х	Х				
Precharge nower	down mode	Liluy	11		L	Н	Н	Н	^	X			
Precharge power down mode Exi		Evit	L	Н	Н	Х	Х	Х	Х	^			
		EXIL	L	''	L	V	V	V	^				
DQM		Н			Х			V		Х		7	
No operation command		Н	Х	Н	Х	ХХ	Х	- X		Х			
No operation command		"		L	Н	Н	Н		^				

Notes: 1. OP Code: Operand code

 $A_0 \sim A_{11} \& BA_0 \sim BA_1$: Program keys. (@ MRS)

- 2. MRS can be issued only at all banks precharge state.
 - A new command can be issued after 2 CLK cycles of MRS.
- 3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

- 4. BA₀ ~ BA₁ : Bank select addresses.
 - If both BAo and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
 - If both BAo is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.
 - If both BAo is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.
 - If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.
 - If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.
- 5. During burst read or write with auto precharge, new read/write command can not be issued.
 - Another bank read/write command can be issued after the end of burst.
 - New row active of the associated bank can be issued at tRP after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

