{"payload":{"header_redesign_enabled":false,"results":[{"id":"125973105","archived":true,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"solderneer/synthesia","hl_trunc_description":"A FPGA implementation of an audio synthesizer","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":125973105,"name":"synthesia","owner_id":25967904,"owner_login":"solderneer","updated_at":"2018-04-11T14:33:18.651Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public archive","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":65,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asolderneer%252Fsynthesia%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/solderneer/synthesia/star":{"post":"kfWeovVXXUX58BWlu7BVvAQmOOr51AAgZmWE8F5mwkNROb6WlgH_tL_rBf5SE4nwnewJbQQYVR-r8sZcWS_c0w"},"/solderneer/synthesia/unstar":{"post":"7Ll9z_p2ZEBIi--mH5NSl5no0DDo6MmHr-wsnDJ6aXEBkFBSHjwg1bFvyNqPyEEyTbByzpO9cKVKBjbV1qOBjw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"OeUgRkDjASrpVgOwbrplK-NYmSbUN5wyaLUHzISUrGmbHSb-5h4nreZhUf_bQQ2soSsWTQHyNwuqibNiH4LUzA"}}},"title":"Repository search results"}