

Reference Schematics For RK3528

RK3528_BOX_REF_SCH_V10

Main Functions Introduction

1) Power: DiscretePower:BUCK+LDO or PMIC RK805-6

2) RAM: DDR3 4x16bit

DDR4 2x16Bit DDR4 4x16Bit LPDDR3 1x32bit

LPDDR4/LPDDR4X 1x32bit

3) ROM: eMMC5.1 or FSPI Flash

4) Support: Micro SD Card3.0

5) Support: 1 x USB3.0 OTG + 1 x USB2.0 HOST

6) Support: 1 x HDMI2.0 TX 7) Support: 1 x AV OUT

8) Support: SDIO WiFi5 + UART/PCM BT

PCIE WIFI5 + UART/PCM BT

9) Support: 1 x Ethernet(Embed PHY) + 1x Ethernet(RGMII or RMII)

10) Support: Optical S/PDIF TX

11) Support: IR Receiver

12) Support: Audio-MicArray 2xI2S-DMIC or 4xPDM-DMIC 13) Support: RECOVER/RESET/SARADC_BOOT_KEY,HW_ID

14) Support: 1 x PCIE2.0 Slot

15) Support: Debug UART

HINLINK			
Project:	RK3528_HT2		A
File:	00.Cover Page	HINLINK	
Date:	Friday, December 08, 2023	Rev:	<revision></revision>
Designer:	<designer></designer>	Sheet:	1 of 23

Table of Content

Table of	Content
Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Tree-DiscretePower
Page 6	04.Power Tree-PMIC RK805-6
Page 7	05.Power Sequence-DiscretePower
Page 8	05.Power Sequence-PMIC RK805-6
Page 9	06.UART Map
Page 10	07.I2C Bus Map
Page 11	08.USB3/PCIE Fun Map
Page 12	10.RK3528 Power/GND
Page 13	11.RK3528 OSC/PLL/PMUIO
Page 14	12.RK3528 DDR Controller
Page 15	13.RK3528 FLASH/SD Controller
Page 16	14.RK3528 USB/PCIE Controller
Page 17	15.RK3528 SARADC/OTP
Page 18	16.RK3528 HDMI Interface
Page 19	17.RK3528 AV OUT
Page 20	18.RK3528 Embed FEPHY
Page 21	19.RK3528_1.8V/3.3V GPIO
Page 22	20.Power-DCIN
Page 23	21.Power-DiscretePower
Page 24	22.Power-PMIC-RK805-6(OPTION)
Page 25	25.USB2/USB3 Port
Page 26	30.DRAM DDR3 4x16bit_96P
Page 27	30.DRAM-DDR4_2x16Bit_96P
Page 28	30.DRAM-DDR4_4x16Bit_96P
Page 29	30.DRAM-LPDDR3_1X32bit_178P
Page 30	30.DRAM-LPDDR4_1X32bit_200P
Page 31	30.DRAM-LPDDR4X_1X32bit_200P
Page 32	40.Flash-eMMC
Page 33	42.Flash-Micro-SD Card
Page 34	43.Flash-SPI FLASH(Option)
Page 35	50.VO-HDMI TX
Page 36	51.VO-AV Interface
Page 37	61.WIF/BT-SDIO_2T2R_AP6275S
Page 38	62.WIF/BT-SDIO_2T2R_RTL8822CS
Page 39	63.WIFI6/BT-PCIe_2T2R_AP6275P
Page 40	65.10/100M-Embed PHY
Page 41	66.Ethernet-FEPHY_RMII
Page 42	67.Ethernet-GEPHY_RGMII
Page 43	76.Audio-Headphone/MICIN
Page 44	77.Audio-MicArray(2xI2S-DMIC)
Page 45	78.Audio-MicArray(4xPDM-DMIC) 80.PCIE-PCIE2.0_Slot(OPTION)
Page 46 Page 47	90.Spdif TX/IR_RX
Page 47 Page 48	90.Spail TX/TR_RX 92.Key/HW ID/LED
	93.Debug UART
Page 49 Page 50	93.Debug OAKT 99.Mark/Hole/Heatsink
	ээлчагку потеу пеасынк
Page 51 Page 52	
Page 52 Page 53	
rage 33	

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option


Notes

Component parameter description


- DNP stands for component not mounted temporarily
 If Value or option is DNP, which means the area is reserved without being mounted

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

HINLINK			
Project:	RK3528_HT2		(A)
File:	01.Index and Notes	HINLINK	
Date:	Friday, December 08, 2023	Rev:	<revision></revision>
Designer:	<designer></designer>	Sheet:	2 of 23



$RK3528_O/P/Q(GND)$



	HINLINK		
Project:	RK3528_HT2		P
File:	02.RK3528 Power/GND	HINLINK	
Date:	Monday, January 29, 2024	Rev: <revision></revision>	
Designer:	<designer></designer>	Sheet:	3 of 23


RK3528 B(OSC/PLL/PMUIO Domain) VCC 3V3 R1100 NA 5% R0201 U1000B PMUIO Domain C1100 2 | 1 NA Operating Voltage=3.3V Only OSC OSC_SOC_XOUT Y1100 GPIO0 A0 d GPIO0 A1 d REF CLK OUT MO R1103 XIN GND2 HDMI_TX_HPD_5V0_od HDMI_TX_CEC_3V3_ u √HDMI TX HPDIN 19 5% HDMITX CEC 19 GND1 XOUT C1101 C1102 R0201 NA NA HDMITX SCL 19 HDMI TX SCL 5V0 od CRY4 2R50X2R00X0R55 HDMITX SDA 19 HDMI TX SDA 5V0 od 50V VCC 3V3 XIN24M OSC_SOC_XIN C0201 C0201 PMUIO VCC3V3 C1109 C1110 VDD 0V9 NA NA PMU Domain Logic Power PMU PLL X5R X5R 10V 6.3V Operating Voltage=0.9V 6.3V C0402 PMU PLL AVDDOV9 C1103 C1104 C0201 NA NA X5R X5R 6.3V 10V C0402 C0201 VCC_1V8 PMU PLL AVDD1V8 VDD 0V9 C1107 C1108 NA NA PMUPLL AVSS1 X5R X5R PMUPLL AVSS2 PMU LOGIC DVDD 6.3V 10V C1105 C1106 C0402 C0201 NA NA BGA401 13R50X13R30X1R25 X5R 10V 6.3V C0201 C0402 Note: Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package HINLINK Project: **RK3528 HT2** File: 03.RK3528 OSC/PLL/PMUIO HINLINK


Monday, January 29, 2024

<designer>


4 of 23

Designer:






RK3528_F(VCCIO2 Domain)




HINLINK				
Project:	RK3528_HT2		<u>a</u>	
File: 05.RK3528 FLASH/SD Controller				
Date:	Monday, January 29, 2024	Rev:	<revision></revision>	
Designer:	<designer></designer>	Sheet:	6 of 23	






	HINLINK	2		
Project:	RK3528_HT2		a	
File:	06.RK3528 USB/PCIE Controlle	HINLINK		
Date:	Monday, January 29, 2024	Rev:	<revision></revision>	
Designer:	<designer></designer>	Sheet:	7 of 23	

RK3528 C(Saradc/OTP)



Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package




TABLE

Item	Rup	Rdown	ADC	BOOT MODE
LEVEL1	DNP	100K	o	USB (Maskrom mode)
LEVEL2	100K	12K	114	
LEVEL3	100K	27K	228	FSPIUSB
LEVEL4	100K	51K	342	
LEVEL5	100K	82K	456	
LEVEL6	100K	120K	570	EMMCUSB
LEVEL7	100K	200K	683	EMMCSD CardUSB
LEVEL8	100K	330K	796	SD CardUSB
LEVEL9	100K	820K	910	
LEVEL10	100K	DNP	1023	FSPIEMMCSD CardUSB

	HINLINK			
Project:	RK3528_HT2			
File:	07.RK3528 SARADC/OTP	H	INLINK	
Date:	Monday, January 29, 2024	Rev:	<revision></revision>	
Designer:	<designer></designer>	Sheet:	8 of 23	



RK3528 M(Acodec/VDAC)




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

HINLINK				
Project:	RK3528_HT2		(A)	
File:	09.RK3528 AV OUT	HINLINK		
Date:	Monday, January 29, 2024	Rev:	<revision></revision>	
Designer:	<designer></designer>	Sheet:	10 of 23	

4 3

RK3528_K(Embed FEPHY)





Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


	HINLINK			
Project:	RK3528_HT2		P	
File:	10.RK3528 Embed FEPHY	IH.	INLINK	
Date:	Monday, January 29, 2024	Rev:	<revision></revision>	
Designer:	<designer></designer>	Sheet:	11 of 23	


4 3 2




















OTG3.0+Debug







	HINLINK				
Project:	RK3528_HT2	<u>a</u>			
File:	17.USB3.0+2.0 Port	HINLINK			
Date:	Monday, January 29, 2024	Rev: <revision></revision>			
Designer:	<designer></designer>	Sheet:	18 of 23		

