In essence what we are trying to do is breakup verilog code and decidedly put it back together omitting certain parts of it depending on which instructions are used and which verilog code is needed to support these instructions.

First we create classify how each group-able block of verilog code is used by each instruction. To communicate that with ourselves and each other, we can simply add comments to each block, or even line if need be, so that we can much more easily identify them.

```
`include "defines.v"
 2
                module alu (
                     input [31:0]a // ADD, SUB, SLL, SLT, XOR, OR, SRA, AND, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRLI,
  4
                       , input [31:0]b // // ADD, SUB, SLL, SLT, XOR, OR, SRA, AND, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI,
                 SRLI, SRAI
                     , input [4:0] shamt // SLL, SLT, SLTU
                      , output reg [31:0]out \ensuremath{//} all, requirement of the module
 7
 8
                     , output cf
 9
                      , output zf
                     , output vf
10
11
                      , output sf //
                      , input [3:0] alufn // all except immediate
12
13
14
15
                     wire [31:0] add, op_b; // ADD, SUB
16
                     assign op_b = (~b); // SUB
17
                     assign {cf, add} = alufn[0] ? (a + op_b + 1'b1) : (a + b); // ADD, SUB
19
20
                      assign zf = (add == 0);
21
22
                      assign sf = add[31];
                      assign vf = (a[31] ^ (op_b[31]) ^ add[31] ^ cf);
23
24
                     wire[31:0] sh; // SLLI, SRLI, SRAI, SLL, SLT, SLTU
25
                     shifter \ shifter 0 (.a(a), .shamt(shamt), .type(alufn[1:0]), .r(sh)); \ // \ SLLI, \ SRLI, \ SLLI, \ SLTU \\ and \ shamt(shamt), .type(alufn[1:0]), .r(sh)); \ // \ SLLI, \ SRLI, \ SRLI, \ SLLI, \ SLTU \\ and \ shamt(shamt), .type(alufn[1:0]), .r(sh)); \ // \ SLLI, \ SRLI, \ SRLI, \ SLLI, \ SLTU \\ and \ shamt(shamt), .type(alufn[1:0]), .r(sh)); \ // \ SLLI, \ SRLI, \ SRLI, \ SLLI, \ SLLI
26
27
                      always @ * begin
28
                          out = 0;
29
                           (* parallel_case *)
                           case (alufn)
31
                               // arithmetic
32
                                `ALU_ADD : out = add;
33
                               `ALU_SUB : out = add;
34
                                `ALU_PASS : out = b;
35
                               // logic
36
                                `ALU_OR: out = a | b;
37
                               `ALU_AND: out = a & b;
38
                               `ALU_XOR: out = a ^ b;
39
                               // shift
40
                                 `ALU_SRL: out=sh;
41
                                 `ALU_SRA:
                                                          out=sh;
42
                                `ALU_SLL: out=sh;
43
                               // slt & sltu
44
                                 `ALU_SLT: out = {31'b0,(sf != vf)};
45
                                 `ALU_SLTU: out = {31'b0,(~cf)};
46
47
                           endcase
                      end
48
49
                endmodule
50
```

Listing 1: an example of an annotated file