In essence what we are trying to do is breakup verilog code and decidedly put it back together omitting certain parts of it depending on which instructions are used and which verilog code is needed to support these instructions.

First we create classify how each group-able block of verilog code is used by each instruction. To communicate that with ourselves and each other, we can simply add comments to each block, or even line if need be, so that we can much more easily identify them.

```
`include "defines.v"
2
      module alu (
        input [31:0]a // ADD, SUB, SLL, SLT, XOR, OR, SRA, AND, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRLI,
4
         , input [31:0]b // // ADD, SUB, SLL, SLT, XOR, OR, SRA, AND, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI,
      SRLI, SRAI
        , input [4:0] shamt // SLL, SLT, SLTU
         , output reg [31:0]out \//\ all, requirement of the module
        , output cf
         , input [3:0]alufn // ADD, SUB, SLL, SLT, XOR, OR, SRA, AND, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI,
9
       SRLI, SRAI
10
        );
11
        wire [31:0] add, op_b; // ADD, SUB
12
        assign op_b = (~b); // SUB
14
15
         assign \{cf, add\} = alufn[0] ? (a + op_b + 1'b1) : (a + b); // ADD, SUB
16
         assign vf = (a[31] ^ (op_b[31]) ^ add[31] ^ cf);
18
19
         wire[31:0] sh; // SLLI, SRLI, SRAI, SLL, SLT, SLTU
20
         shifter shifter0(.a(a), .shamt(shamt), .type(alufn[1:0]), .r(sh)); // SLLI, SRLI, SRAI, SLL, SLTU
21
         always @ * begin
23
          out = 0;
24
           (* parallel_case *)
25
          case (alufn)
26
            // arithmetic
27
             `ALU_ADD : out = add;
28
             `ALU_SUB : out = add;
             `ALU_PASS : out = b;
30
            // logic
31
32
             `ALU_OR: out = a | b;
            `ALU_AND: out = a & b;
33
             `ALU_XOR: out = a ^ b;
34
            // shift
35
             `ALU_SRL:
36
                       out=sh;
             `ALU_SRA: out=sh;
37
             `ALU_SLL: out=sh;
38
             // slt & sltu
39
             `ALU_SLT: out = {31'b0,(sf != vf)};
40
             `ALU_SLTU: out = {31'b0,(~cf)};
41
42
          endcase
43
        end
44
      endmodule
45
```

Listing 1: an example of an annotated file

Now we have an easy way of immediately identifying code to instruction relations.

```
1
2
       "module": "ALU"
       "args": [
3
4
           "type": "input", "length": 32, "name": "a",
5
           "instructions": ["ADD", "SUB", "SLL", "SLT", "XOR", "OR", "SRA", "AND", "ADDI", "
6
      SLTI", "SLTIU", "XORI", "ORI", "ANDI", "SLLI", "SRLI", "SRLI", "SRAI"]
         },
7
         {
8
           "type": "input", "length": 32, "name": "b",
9
           "instructions": ["ADD", "SUB", "SLL", "SLT", "XOR", "OR", "SRA", "AND", "ADDI", "
10
      SLTI", "SLTIU", "XORI", "ORI", "ANDI", "SLLI", "SRLI", "SRLI", "SRAI"]
         },
11
         {
12
           "type": "input", "length": 5, "name": "shamt",
13
           "instructions": ["SLL", "SLT", "SLTU"]
14
         },
15
16
           "type": "output reg", "length": 32, "name": "out",
17
           "instructions": ["all"]
         },
19
20
           "type": "input", "length": 1, "name": "cf",
21
           "instruction": ["all"]
         },
23
           "type": "output", "length": 4, "name": "alufn",
25
26
           "instructions": ["ADD", "SUB", "SLL", "SLT", "XOR", "OR", "SRA", "AND", "ADDI", "
      SLTI", "SLTIU", "XORI", "ORI", "ANDI", "SLLI", "SRLI", "SRLI", "SRAI"]
         }
27
       ]
28
       "declarations": [
29
30
           "type": "wire", "length": 32, "name": "add"
31
           "instructions": ["ADD", "SUB"]
32
         },
33
         {
34
           "type": "wire", "length": 32, "name": "op_b",
35
           "instructions": ["SUB"]
         }
37
38
       "always": [
39
         "trigger": "*",
         "case": {
41
           "condition": "alufn"
42
           "assigns": [
43
             {
44
                "code": "`ALU_ADD : out = add;",
45
                "req": ["ADD"]
46
             },
47
48
                "code": "`ALU_SUB : out = add;",
49
                "req": ["SUB"]
50
             }
51
           ]
52
         }
53
       ]
54
55
56
```

Listing 2: example JSON