

In essence what we are trying to do is breakup `verilog` code and decidedly put it back together omitting certain parts of it depending on which instructions are used and which `verilog` code is needed to support these instructions.

First we create classify how each group-able block of `verilog` code is used by each instruction. To communicate that with ourselves and each other, we can simply add comments to each block, or even line if need be, so that we can much more easily identify them.

```

1  `include "defines.v"
2
3  module alu (
4      input [31:0]a // ADD, SUB, SLL, SLT, XOR, OR, SRA, AND, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRLI,
      SRAI
5      , input [31:0]b // // ADD, SUB, SLL, SLT, XOR, OR, SRA, AND, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI,
      SRLI, SRAI
6      , input [4:0]shamt // SLL, SLT, SLTU
7      , output reg [31:0]out // all, requirement of the module
8      , output cf
9      , output zf
10     , output vf
11     , output sf //
12     , input [3:0]alufn // all except immediate
13 );
14
15 wire [31:0] add, op_b; // ADD, SUB
16
17 assign op_b = (~b); // SUB
18
19 assign {cf, add} = alufn[0] ? (a + op_b + 1'b1) : (a + b); // ADD, SUB
20
21 assign zf = (add == 0);
22 assign sf = add[31];
23 assign vf = (a[31] ^ (op_b[31]) ^ add[31] ^ cf);
24
25 wire[31:0] sh; // SLLI, SRLI, SRAI, SLL, SLT, SLTU
26 shifter shifter0(.a(a), .shamt(shamt), .type(alufn[1:0]), .r(sh)); // SLLI, SRLI, SRAI, SLL, SLT, SLTU
27
28 always @ * begin
29     out = 0;
30     (* parallel_case *)
31     case (alufn)
32         // arithmetic
33         `ALU_ADD : out = add;
34         `ALU_SUB : out = add;
35         `ALU_PASS : out = b;
36         // logic
37         `ALU_OR:  out = a | b;
38         `ALU_AND: out = a & b;
39         `ALU_XOR: out = a ^ b;
40         // shift
41         `ALU_SRL: out=sh;
42         `ALU_SRA: out=sh;
43         `ALU_SLL: out=sh;
44         // slt & sltu
45         `ALU_SLT: out = {31'b0,(sf != vf)};
46         `ALU_SLTU: out = {31'b0,(~cf)};
47     endcase
48 end
49 endmodule
50

```

Listing 1: an example of an annotated file