

In essence what we are trying to do is breakup `verilog` code and decidedly put it back together omitting certain parts of it depending on which instructions are used and which `verilog` code is needed to support these instructions.

First we create classify how each group-able block of `verilog` code is used by each instruction. To communicate that with ourselves and each other, we can simply add comments to each block, or even line if need be, so that we can much more easily identify them.

```

1  `include "defines.v"
2
3  module alu (
4      input [31:0]a // ADD, SUB, SLL, SLT, XOR, OR, SRA, AND, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRLI,
      SRAI
5      , input [31:0]b // // ADD, SUB, SLL, SLT, XOR, OR, SRA, AND, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI,
      SRLI, SRAI
6      , input [4:0]shamt // SLL, SLT, SLTU
7      , output reg [31:0]out // all, requirement of the module
8      , output cf
9      , input [3:0]alufn // ADD, SUB, SLL, SLT, XOR, OR, SRA, AND, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI,
      SRLI, SRAI
10     );
11
12     wire [31:0] add, op_b; // ADD, SUB
13
14     assign op_b = (~b); // SUB
15
16     assign {cf, add} = alufn[0] ? (a + op_b + 1'b1) : (a + b); // ADD, SUB
17
18     assign vf = (a[31] ^ (op_b[31]) ^ add[31] ^ cf);
19
20     wire[31:0] sh; // SLLI, SRLI, SRAI, SLL, SLT, SLTU
21     shifter shifter0(.a(a), .shamt(shamt), .type(alufn[1:0]), .r(sh)); // SLLI, SRLI, SRAI, SLL, SLT, SLTU
22
23     always @ * begin
24         out = 0;
25         (* parallel_case *)
26         case (alufn)
27             // arithmetic
28             `ALU_ADD : out = add;
29             `ALU_SUB : out = add;
30             `ALU_PASS : out = b;
31             // logic
32             `ALU_OR: out = a | b;
33             `ALU_AND: out = a & b;
34             `ALU_XOR: out = a ^ b;
35             // shift
36             `ALU_SRL: out=sh;
37             `ALU_SRA: out=sh;
38             `ALU_SLL: out=sh;
39             // slt & sltu
40             `ALU_SLT: out = {31'b0,(sf != vf)};
41             `ALU_SLTU: out = {31'b0,(~cf)};
42         endcase
43     end
44 endmodule
45

```

Listing 1: an example of an annotated file

Now we have an easy way of immediately identifying code to instruction relations.

```

1  {
2    "module": "ALU"
3    "args": [
4      {
5        "type": "input", "length": 32, "name": "a",
6        "instructions": ["ADD", "SUB", "SLL", "SLT", "XOR", "OR", "SRA", "AND", "ADDI", "
SLTI", "SLTIU", "XORI", "ORI", "ANDI", "SLLI", "SRLI", "SRLI", "SRAI"]
7      },
8      {
9        "type": "input", "length": 32, "name": "b",
10       "instructions": ["ADD", "SUB", "SLL", "SLT", "XOR", "OR", "SRA", "AND", "ADDI", "
SLTI", "SLTIU", "XORI", "ORI", "ANDI", "SLLI", "SRLI", "SRLI", "SRAI"]
11      },
12      {
13        "type": "input", "length": 5, "name": "shamt",
14        "instructions": ["SLL", "SLT", "SLTU"]
15      },
16      {
17        "type": "output reg", "length": 32, "name": "out",
18        "instructions": ["all"]
19      },
20      {
21        "type": "input", "length": 1, "name": "cf",
22        "instruction": ["all"]
23      },
24      {
25        "type": "output", "length": 4, "name": "alufn",
26        "instructions": ["ADD", "SUB", "SLL", "SLT", "XOR", "OR", "SRA", "AND", "ADDI", "
SLTI", "SLTIU", "XORI", "ORI", "ANDI", "SLLI", "SRLI", "SRLI", "SRAI"]
27      }
28    ]
29    "declarations": [
30      {
31        "type": "wire", "length": 32, "name": "add"
32        "instructions": ["ADD", "SUB"]
33      },
34      {
35        "type": "wire", "length": 32, "name": "op_b",
36        "instructions": ["SUB"]
37      }
38    ]
39    "always": [
40      "trigger": "*",
41      "case": {
42        "condition": "alufn"
43        "assigns": [
44          {
45            "code": "`ALU_ADD : out = add;",
46            "req": ["ADD"]
47          },
48          {
49            "code": "`ALU_SUB : out = add;",
50            "req": ["SUB"]
51          }
52        ]
53      }
54    ]
55  }
56

```

Listing 2: example JSON