In essence what we are trying to do is breakup verilog code and decidedly put it back together omitting certain parts of it depending on which instructions are used and which verilog code is needed to support these instructions.

First we create classify how each group-able block of verilog code is used by each instruction. To communicate that with ourselves and each other, we can simply add comments to each block, or even line if need be, so that we can much more easily identify them.

```
`include "defines.v"
2
       module alu (
        input [31:0] a // ADD, SUB,
 4
         , input [31:0]b
5
         , input [4:0] shamt // SLL, SLT, SLTU
6
        , output reg [31:0] out
7
        , output cf
         , output zf
9
         , output vf
10
         , output sf
11
         , input [3:0] alufn
12
13
         );
14
         wire [31:0] add, sub, op_b;
15
         wire cfa, cfs;
16
17
         assign op_b = (~b);
18
19
         assign {cf, add} = alufn[0] ? (a + op_b + 1'b1) : (a + b);
20
21
         assign zf = (add == 0);
22
         assign sf = add[31];
23
         assign vf = (a[31] ^ (op_b[31]) ^ add[31] ^ cf);
24
         wire[31:0] sh;
26
         shifter shifter0(.a(a), .shamt(shamt), .type(alufn[1:0]), .r(sh));
27
28
         always @ * begin
29
30
           out = 0;
           (* parallel_case *)
31
           case (alufn)
             // arithmetic
33
             `ALU_ADD : out = add;
34
             `ALU_SUB : out = add;
35
             `ALU_PASS : out = b;
36
37
             // logic
             `ALU_OR: out = a | b;
38
             `ALU_AND: out = a & b;
39
             `ALU_XOR: out = a ^ b;
40
             // shift
41
             `ALU_SRL: out=sh;
42
              `ALU_SRA: out=sh; 
`ALU_SLL: out=sh;
43
             // slt & sltu
45
             `ALU_SLT: out = {31'b0,(sf != vf)};
46
             `ALU_SLTU: out = {31'b0,(~cf)};
47
           endcase
48
49
         end
       endmodule
50
51
```