The other possible idea is to instead of construct the graph structure around the module, we can construct the graph structure around the instructions. Opposite to the other idea, I think this might make things easier when making inter module optimizations but make writing the internals of the modules a bit more difficult. I think this approach can prove to be more flexible.

The graph will describe directed edges for each wire.

If we take the ADD instruction as an example, what we will be after is representing this graph.




Figure 1:

Here is a possible way of presenting it in JSON

```
1
       "instruction": "ADD",
2
       "modules": [
3
4
           "module": "PC",
5
            "input": [
6
7
                "name": "in", "length": 32
8
              }
9
           ],
10
           "output": [
11
12
                "name": "pc", "length": 32, "dest module": "instruction mem", "dest
13
      port": "in"
14
15
                "name": "new_pc", "length": 32, "dest module": "PC", "dest port": "
16
      in"
17
18
```

```
19
         },
20
            "module": "instruction memory",
21
            "input": [
22
23
                "name": "address", "length": 32
24
25
            "output": [
26
27
                "name": "rs1", "length": 5, "dest module": "register file", "dest
28
       port": "src1"
              },
29
30
                "name": "rs2", "length": 5, "dest module": "register file", "dest
31
       port": "src2"
              },
32
33
                "name": "rd", "length": 5, "dest module": "register file", "dest
34
       port": "dest"
              }
35
            j
36
            ]
37
         },
38
39
            "module": "register file",
40
            "input": [
41
              {
42
                "name": "src1", "length": 5
43
              },
44
              {
45
                "name": "src2", "length": 5
46
              },
47
              {
48
                "name": "dest", "length": 5
49
              },
50
51
              {
                "name": "reg_write", "length": 1
52
              },
53
              {
54
                "name": "write_data", "length": 32
55
              }
56
           ],
57
            "output": [
58
              {
59
                "name": "read1", "length": 32, "dest module": "alu", "dest port": "a
60
              },
61
62
                "name": "read2", "length": 32, "dest module": "alu", "dest port": "b
63
              }
64
            ]
65
66
         },
67
            "module": "alu",
68
            "input": [
69
              {
70
                "name": "a", "length": 32
71
              },
72
              {
73
                "name": "b", "length": 32
74
```

```
75
               {
76
                  "name":
                           "alufn", "length": 4
77
             ],
             "output": [
80
81
                           "out", "length": 32, "dest module": "reg file", "dest port":
                  "name":
82
         "write_data"
83
             ]
84
86
             "module": "control",
87
             "input": [
88
89
                  "name": "op", "length": 5
90
               }
91
            ],
92
             "output": [
93
               {
94
                  "name": "reg_write", "length": 1, "dest module": "register file", "
95
       dest port": "reg_write"
               },
96
               {
97
                  "name": "alufn", "length": 4, "dest module": "alu", "dest port": "
98
       alufn"
99
             ]
100
           }
101
        ]
102
      }
103
104
```

If you noticed, this specific implementation also involves a alight design shift in the datapath. Here, we do longer do operations on inter module wires. All module to module connections happen directly from one output to another input. For instance, this means that how the rs1, rs2 and rd are connected are to be changed into an independent output coming out of the instruction memory module rather than having the rs1, rs2 and rd lines selected at the inputs of the register memory. This is to keep the graph more simplified and manageable. I don't see an elegant way of dealing with otherwise. I'd really want other ideas in this.

As for a hard part, handling multiplexers. What I'm thinking is that we can leave multiplexers as the very last stage of creating the final graph that will be printed into verilog. Basically, if we try to combine the graphs of multiple instructions, we'll end up with multiple outputs from multiple modules directed into a single input in a single module. This means a multiplexer is meant to go there. Then using a look up table that defines the control signal needed for the mux to handle each of these outputs received at the single input. This would allows us to size the mux to exactly what is needed.

On second thought, Perhaps that we can avoid needing a 1 to 1 alignment between module input and output and keep the inter module logic through instead of defining the where each line leads to, we can define where each line comes from and their appropriate modifiers. To illustrate this I modified the JSON to reflect this idea. This can also be made easier with the use of regular expressions.

```
1
        "instruction": "ADD",
2
        "modules": [
3
4
          {
            "module": "PC",
5
             "input": [
6
7
                 "name": "in", "length": 32, "from module": "pc", "from port": "pc"
8
       "modifier": "%c+4" #(here %c is the regular expression where %c is to be
     replaced with the wire name)
```

```
10
              "output": [
11
                {
12
                  "name": "pc", "length": 32
13
                },
14
                {
15
                  "name": "new_pc", "length": 32
16
17
             ]
18
           },
19
20
              "module": "instruction memory",
21
              "input": [
22
23
                  "name": "address", "length": 32, "from module": "PC", "from port":
24
        "pc"
25
              "output": [
26
27
                  "name": "inst_out", "length": 32
28
29
              ]
30
             ]
31
           },
32
33
              "module": "register file",
34
              "input": [
35
36
                  "name": "src1", "length": 5, "from module": "instruction memory",
37
       "from port": "inst_out", "modifier": "%c[`IR_rs1]"
38
                },
                {
39
                  "name": "src2", "length": 5, "from module": "instruction memory",
40
       "from port": "inst_out", "modifier": "%c[`IR_rs2]"
                },
41
                {
42
                  "name": "dest", "length": 5, "from module": "instruction memory",
43
       "from port": "inst_out", "modifier": "%c[`IR_rd]"
                },
44
45
                  "name": "reg_write", "length": 1, "from module": "control", "from
46
      port": "reg_write", "modifier": null
                },
47
48
                  "name": "write_data", "length": 32, "from module": "alu", "from
49
      port": "out", "modifier": null
50
             ],
51
              "output": [
52
53
                  "name": "read1", "length": 32
54
                },
55
                {
56
                  "name": "read2", "length": 32
57
                }
58
             ]
59
           },
60
61
              "module": "alu",
62
              "input": [
63
64
```

```
"name": "a", "length": 32, "form module": "register file", "from
65
      port": "read1", "modifier": null
                },
66
                {
67
                  "name": "b", "length": 32, "from module": "register file", "from
68
              "read1", "modifier": null
                },
69
70
                  "name": "alufn", "length": 4, "from module": "control", "from port
71
         "read2", "modifier": null
72
              ],
73
              "output": [
74
                {
75
                  "name": "out", "length": 32
76
77
              ]
78
           },
79
            {
80
              "module": "control",
81
82
              "input": [
83
                  "name": "op", "length": 5, "from module": "instruction memory", "
84
      from port": "inst_out", "modifier": "%c[`IR_opcode]"
85
              ],
86
              "output": [
87
                {
88
                  "name": "reg_write"
89
                },
90
                {
91
                  "name": "alufn"
92
93
              ]
94
           }
95
         ]
96
97
98
```

The reason I want to leave as regular expressions is because I think it might prove easier to procedurally name inter module wires rather than them being fixed. would it?