The other possible idea is to instead of construct the graph structure around the module, we can construct the graph structure around the instructions. Opposite to the other idea, I think this might make things easier when making inter module optimizations but make writing the internals of the modules a bit more difficult. I think this approach can prove to be more flexible.

```
{
1
        "instruction": "ADD"
2
3
        "modules": [
4
            "module": "control",
5
            "args": [
6
              {
7
                "type": "input", "length": 5 , "name": "op"
8
              },
9
              {
10
                "type": "output reg", "length": 1, "name": "alu_op"
11
              },
12
              {
13
                "type": "output reg", "length": 1, "name": "alu_src"
14
              },
15
              {
16
                "type": "output reg", "length": 1, "name": "mem_to_reg"
17
              },
18
              {
19
                "type": "output reg", "length": 1, "name": "reg_write"
20
              }
21
            ],
22
            "always": {
23
              "trigger": "*",
24
              "cases": [
25
                {
26
                   "var": "op",
27
                   "case": {
28
                     "val": "`OPCODE_Arith_I",
29
                     "code": "alu_src = 1'b1;
30
31
                     reg_wrtie = 1'b1;
                     alu_op = 2'b11;"
32
33
                }
34
              ]
35
            }
36
         }
37
       ]
38
39
40
```

This can allow us to