

PAGE: Practical AES-GCM Encryption for Low-End Microcontrollers

<https://youtu.be/aQCqSKftExM>

김경호

Contents

1. Related work

2. FACE-LIGHT

3. 128bit Binary field multiplication


4. Evaluation

5. Conclusion




1. Related work | AES-GCM

- 현재 가장 많이 사용하는 암호화 모드
- Message 인증을 포함하는 암호화 모드(GMAC을 이용한 무결성 검증)
- AES CTR 암호화 + Galois Message Authentication Code(GMAC)
- $GF(2^{128})$





GCM Overview



GHASH Overview

1. Related work | FACE

- 2018 CHES에서 발표된 AES 최적화 기법
- Look Up Table(LUT)을 이용한 연산 시간 최적화
- AES-CTR의 Counter 값의 특징을 이용한 LUT 저장
- Counter 값 변화에 따라 일정 주기마다 **LUT 업데이트 필요**
- **LUT의 크기는 5KB ↑**



1. Related work | 128bit Binary Field Multiplication

- GCM에서는 128bit Binary Field(BF) Multiplication 이용
- Multiplication은 연산 시간이 크기 때문에 최적화 필요
- LUT Method
 - LUT를 이용한 연산 시간 단축
 - Timing Attack, SPA 방어
 - 반복적인 LUT 접근에 따른 CPA 공격 취약성 밝혀짐
- Block Comb Method
 - Multiplicand(피승수)의 bit 값에 따라 연산
 - 1 -> 연산, 0 -> Pass
 - If, else로 인한 Timing Attack 취약

Algorithm 1 Constant exclusive-or operation with NOP [25]

Require: Operand A

Ensure: Result R

```
1: if exclusive operation is required then
2:    $R \leftarrow R \oplus A$            {normal exclusive-or operation}
3: else
4:   NOP                               {no operation}
5: end if
6: return  $R$ 
```

Algorithm 2 Constant exclusive-or operation with zero variable [25]

Require: Operand A

Ensure: Result R

```
1: if exclusive operation is required then
2:    $R \leftarrow R \oplus A$            {normal exclusive-or operation}
3: else
4:    $R \leftarrow R \oplus 0$          {exclusive-or operation with zero value}
5: end if
6: return  $R$ 
```

1. Related work | Research on Block Comb Method

- Secure GCM Implementation on AVR – Ziu et al
 - LUT Method에 대한 CPA 공격
 - Masked Block Comb(MBC) Method 제안
 - Karatsuba Algorithm을 통한 곱셈기 최적화 구현

Algorithm 5 Masked Block Comb on 32-bit

Require: 32-bit wise operands A and B

Ensure: Result $C \leftarrow A \cdot B$

```
1: for  $i$  from 7 by 1 to 0 do
2:   for  $j$  from 3 by 1 to 0 do
3:      $BIT \leftarrow A[j] \& (1 \ll i)$ 
4:      $\{MASK, T0\} \leftarrow 0 - BIT$ 
5:     for  $k$  from 3 by 1 to 0 do
6:        $C[k + j] \leftarrow C[k + j] \oplus (B[k] \& MASK)$ 
7:     end for
8:   end for
9:    $C \leftarrow C \ll 1$ 
10: end for
11: return  $C$ 
```

1. BIT 변수에 $A[j]$ 의 i 번째 bit set
2. BIT이 1이면 $MASK = 0xff$, 0이면 $MASK = 0$
3. $MASK = 0xff$ 이면 동일한 결과 출력
4. $MASK = 0$ 이면 XOR 0 -> 결과에 지장 x
5. 결과 1비트 왼쪽 shift 연산 후 8번 반복

1. Related work | Research on Block Comb Method

- SCA-Resistant GCM Implementation on AVR – Seo and Kim
 - MBC(Masked Block Comb) Method에 CPA 공격
 - Dummy XOR을 통한 SPA 방지
 - GHASH의 CPA를 막기 위한 Masking 제안
 - 8개의 Garbage 레지스터 사용

```
1: R25 ← 0x07 // Set displacement value for dummy ADD instruction
   for ILA
2: for l = 0 to 15 do
3:   Rl ← 0
4: end for
5: for l = 0 to 3 do
6:   R16+l ← A[l]
7:   R21+l ← B[l]
8: end for
9: R20 ← 0
10: // Processing from 0-th bit to 6-th bit
11: for l = 0 to 6 do
12:   for m = 0 to 3 do
13:     if the l-th bit of R21+m == 1 then
14:       R0 ← R0 + R25 // Dummy ADD instruction for ILA
15:       for k = 0 to 4 do
16:         R8+m+k ← R8+m+k ⊕ R16+k
17:       end for
18:     else
19:       // Dummy XOR with the garbage registers
20:       for k = 0 to 4 do
21:         Rm+k ← Rm+k ⊕ R16+k
22:       end for
23:     end if
24:   end for
25:   (R20, ..., R16) ← (R20, ..., R16) << 1
26: end for
27: // Processing the final 7-th bit
28: for m = 0 to 3 do
29:   if the 7-th bit of R21+m == 1 then
30:     R0 ← R0 + R25 // Dummy ADD instruction for ILA
31:     for k = 0 to 4 do
32:       R8+m+k ← R8+m+k ⊕ R16+k
33:     end for
34:   else
35:     // Dummy XOR with the garbage registers
36:     for k = 0 to 4 do
37:       Rm+k ← Rm+k ⊕ R16+k
38:     end for
39:   end if
40: end for
```

```
1_1_m_0:
  SBRS    R21, 1
  RJMP    1_1_m_0_Dummy

  ADD     R0, R25
  EOR     R8, R16
  EOR     R9, R17
  EOR     R10, R18
  EOR     R11, R19
  EOR     R12, R20
  RJMP    1_1_m_1

1_1_m_0_Dummy:
  EOR     R0, R16
  EOR     R1, R17
  EOR     R2, R18
  EOR     R3, R19
  EOR     R4, R20
  RJMP    1_1_m_1
```

1. Related work | Karatsuba

- 효율적인 연산을 통해 곱셈 연산을 최적화하는 알고리즘

- 기본적인 곱셈 알고리즘

$$x = x_1 B^m + x_0$$
$$y = y_1 B^m + y_0$$

$$xy = (x_1 B^m + x_0)(y_1 B^m + y_0)$$
$$xy = x_1 y_1 B^{2m} + (x_1 y_0 + x_0 y_1) B^m + x_0 y_0$$

Ex) 1234 * 5678

$$12\ 34 = 12 \times 10^2 + 34$$

$$56\ 78 = 56 \times 10^2 + 78$$

$$z_2 = 12 \times 56 = 672$$

$$z_0 = 34 \times 78 = 2652$$

$$z_1 = (12 + 34)(56 + 78) - z_2 - z_0 = 46 \times 134 - 672 - 2652 = 2840$$

$$\text{결과} = z_2 \times 10^{2 \times 2} + z_1 \times 10^2 + z_0 = 672 \times 10000 + 2840 \times 100 + 2652 = \mathbf{7006652}$$

- Karatsuba Algorithm

$$z_2 = x_1 y_1$$


$$z_0 = x_0 y_0$$

$$z_1 = (x_1 y_1 + x_1 y_0 + x_0 y_1 + x_0 y_0) - x_1 y_1 - x_0 y_0$$
$$= x_1 y_0 + x_0 y_1$$

$$z_1 = (x_1 + x_0)(y_1 + y_0) - z_2 - z_0$$

2. FACE-LIGHT

- FACE에 기반한 최적화 구현 기법
 - 저전력 프로세스에 최적화 된 구현 기법
- Counter 값 변화에 따라 **LUT 업데이트 필요 없음**
- 기존 FACE와 결합하여 성능 향상



Initialization Vector
(128 bits Counter Value: 32 Counter + 96 Nonce)

S[0] S[1] S[2] S[3] S[4] S[5] S[6] S[7] S[8] S[9] S[10] S[11] S[12] S[13] S[14] S[15]

Counter

Round 0

Round 1

Round 2

Before 256st Block:

S[0]	S[4]	S[8]	S[12]
S[1]	S[5]	S[9]	S[13]
S[2]	S[6]	S[10]	S[14]
S[3]	S[7]	S[11]	S[15]

SubBytes

S[0]	S[4]	S[8]	S[12]
S[1]	S[5]	S[9]	S[13]
S[2]	S[6]	S[10]	S[14]
S[3]	S[7]	S[11]	S[15]

ShiftRows

S[0]	S[4]	S[8]	S[12]
S[5]	S[9]	S[13]	S[1]
S[10]	S[14]	S[2]	S[6]
S[15]	S[3]	S[7]	S[11]

MixColumns

AddRoundKey

S[0]	S[4]	S[8]	S[12]
S[5]	S[9]	S[13]	S[1]
S[10]	S[14]	S[2]	S[6]
S[15]	S[3]	S[7]	S[11]

SubBytes

S[0]	S[4]	S[8]	S[12]
S[1]	S[5]	S[9]	S[13]
S[2]	S[6]	S[10]	S[14]
S[3]	S[7]	S[11]	S[15]

ShiftRows

S[0]	S[4]	S[8]	S[12]
S[5]	S[9]	S[13]	S[1]
S[10]	S[14]	S[2]	S[6]
S[15]	S[3]	S[7]	S[11]

MixColumns

AddRoundKey

S[0]	S[4]	S[8]	S[12]
S[5]	S[9]	S[13]	S[1]
S[10]	S[14]	S[2]	S[6]
S[15]	S[3]	S[7]	S[11]

After 256st Block:

S[0]	S[4]	S[8]	S[12]
S[1]	S[5]	S[9]	S[13]
S[2]	S[6]	S[10]	S[14]
S[3]	S[7]	S[11]	S[15]

SubBytes

S[0]	S[4]	S[8]	S[12]
S[1]	S[5]	S[9]	S[13]
S[2]	S[6]	S[10]	S[14]
S[3]	S[7]	S[11]	S[15]

ShiftRows

S[0]	S[4]	S[8]	S[12]
S[5]	S[9]	S[13]	S[1]
S[10]	S[14]	S[2]	S[6]
S[15]	S[3]	S[7]	S[11]

MixColumns

AddRoundKey

S[0]	S[4]	S[8]	S[12]
S[5]	S[9]	S[13]	S[1]
S[10]	S[14]	S[2]	S[6]
S[15]	S[3]	S[7]	S[11]

SubBytes

S[0]	S[4]	S[8]	S[12]
S[1]	S[5]	S[9]	S[13]
S[2]	S[6]	S[10]	S[14]
S[3]	S[7]	S[11]	S[15]

ShiftRows

S[0]	S[4]	S[8]	S[12]
S[5]	S[9]	S[13]	S[1]
S[10]	S[14]	S[2]	S[6]
S[15]	S[3]	S[7]	S[11]

MixColumns

AddRoundKey

S[0]	S[4]	S[8]	S[12]
S[5]	S[9]	S[13]	S[1]
S[10]	S[14]	S[2]	S[6]
S[15]	S[3]	S[7]	S[11]

Identical Part

Different Part

Completely Different Part

2. FACE-LIGHT

Initialization Vector

(128 bits Counter Value: 32 Counter + 96 Nonce)

00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Counter															

CIPHER KEY

00	01	02	03	04	05	06	07	08	09	0a	0b	0c	0d	0e	0f
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Start of round

After SubBytes

After ShiftRows

After MixColumns

Round 0

00	00	00	00
00	00	00	00
00	00	00	00
00	00	00	00

Round 1

00	04	08	0c
01	05	09	0d
02	06	0a	0e
03	07	0b	0f

63	f2	30	fe
7c	6b	01	d7
77	6f	67	ab
7b	c5	2b	76

63	f2	30	fe
6b	01	d7	7c
67	ab	77	6f
76	7b	c5	2b

6a	2c	b0	27
6a	6d	d9	9c
5c	33	5d	21
45	51	61	5c

Round 2

bc	fe	6a	f1
c0	c2	7f	37
28	41	25	57
b8	ab	90	a2

65	bb	02	a1
ba	25	d2	9a
34	83	3f	5b
6c	62	60	3a

65	bb	02	a1
25	d2	9a	ba
3f	5b	34	83
3a	6c	62	60

a0	37	e7	6f
54	85	13	30
70	6b	56	a6
c1	87	6c	01

2. FACE-LIGHT

Initialization Vector

(128 bits Counter Value: 32 Counter + 96 Nonce)

00	00	00	01	00	00	00	00	00	00	00	00	00	00	00	00
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Counter

CIPHER KEY

00	01	02	03	04	05	06	07	08	09	0a	0b	0c	0d	0e	0f
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Start of round

After SubBytes

After ShiftRows

After MixColumns

Round 0

00	00	00	00
00	00	00	00
00	00	00	00
01	00	00	00

Round 1

00	04	08	0c
01	05	09	0d
02	06	0a	0e
02	07	0b	0f

63	f2	30	fe
7c	6b	01	d7
77	6f	67	ab
77	c5	2b	76

63	f2	30	fe
6b	01	d7	7c
67	ab	77	6f
76	77	c5	2b

6a	20	b0	27
6a	61	d9	9c
5c	27	5d	21
45	49	61	5c


Round 2

bc	f2	6a	f1
c0	ce	7f	37
28	55	25	57
b8	b3	90	a2

65	89	02	a1
ba	8b	d2	9a
34	fc	3f	5b
6c	6d	60	3a

65	89	02	a1
8b	d2	9a	ba
3f	5b	34	fc
3a	6c	6d	60

49	53	e8	10
13	b7	1c	b1
de	59	47	58
6f	d1	72	7e




2. FACE-LIGHT | Extended FACE

- Extended FACE

- Original FACE
- FACE-Light

- 연산 절감 효과

- Subbytes
- AddRoundKey




3. 128bit Binary field multiplication

- 기존 연구(SCA-Resistant GCM Implementation on AVR) 에서 성능 향상
 - 8개의 Garbage Register를 1개로 감소 및 곱셈 방식 교체로 Register 1개 확보
 - 확보한 8개의 레지스터를 이용한 Karatsuba Algorithm 최적화
 - Reduction 최적화 구현

3. 128bit Binary field multiplication

- 8개의 Garbage Register를 1개로 감소(동일 곱셈 연산)
 - 파형에 큰 변화가 없으므로 공격자가 판단 불가능



3. 128bit Binary field multiplication

Input: : 32-bit multiplicand A and 32-bit multiplier B (R_{19}, \dots, R_{16} A value, R_{23}, \dots, R_{20} B value)
Output: : Result C (64-bit) = $A \times B$ (Garbage result goes into (R_{24}) and real result goes into (R_{15}, \dots, R_8))

```

...
1:  $R_{25} \leftarrow 0x06$ 
2: for  $l = 7$  to  $0$  do
3:   for  $m = 3$  to  $0$  do
4:     if the  $l$ -th bit of  $R_{16+m} == 1$  then
5:        $R_0 \leftarrow R_0 + R_{25}$ 
6:       for  $k = 0$  to  $4$  do
7:          $R_{8+m+k} \leftarrow R_{8+m+k} \oplus R_{20+k}$ 
8:       end for
9:     else
10:      for  $k = 0$  to  $4$  do
11:         $R_{24} \leftarrow R_{24} \oplus R_{20+k}$ 
12:      end for
13:    end if
14:  end for
15:  ( $R_{15}, \dots, R_8$ )  $\leftarrow$  ( $R_{15}, \dots, R_8$ )  $\ll 1$ 
16: end for

```

Our work

Algorithm 5 Masked Block Comb on 32-bit

Require: 32-bit wise operands A and B

Ensure: Result $C \leftarrow A \cdot B$

```

1: for  $i$  from  $7$  by  $1$  to  $0$  do
2:   for  $j$  from  $3$  by  $1$  to  $0$  do
3:      $BIT \leftarrow A[j] \& (1 \ll i)$ 
4:      $\{MASK, T0\} \leftarrow 0 - BIT$ 
5:     for  $k$  from  $3$  by  $1$  to  $0$  do
6:        $C[k+j] \leftarrow C[k+j] \oplus (B[k] \& MASK)$ 
7:     end for
8:   end for
9:    $C \leftarrow C \ll 1$ 
10: end for
11: return  $C$ 

```

Ziu et al

```

1:  $R_{25} \leftarrow 0x07$  // Set displacement value for dummy ADD instruction
2: for  $l = 0$  to  $15$  do
3:    $R_l \leftarrow 0$ 
4: end for
5: for  $l = 0$  to  $3$  do
6:    $R_{16+l} \leftarrow A[l]$ 
7:    $R_{21+l} \leftarrow B[l]$ 
8: end for
9:  $R_{20} \leftarrow 0$ 
10: // Processing from 0-th bit to 6-th bit
11: for  $l = 0$  to  $6$  do
12:   for  $m = 0$  to  $3$  do
13:     if the  $l$ -th bit of  $R_{21+m} == 1$  then
14:        $R_0 \leftarrow R_0 + R_{25}$  // Dummy ADD instruction for ILA
15:       for  $k = 0$  to  $4$  do
16:          $R_{8+m+k} \leftarrow R_{8+m+k} \oplus R_{16+k}$ 
17:       end for
18:     else
19:       // Dummy XOR with the garbage registers
20:       for  $k = 0$  to  $4$  do
21:          $R_{m+k} \leftarrow R_{m+k} \oplus R_{16+k}$ 
22:       end for
23:     end if
24:   end for
25:   ( $R_{20}, \dots, R_{16}$ )  $\leftarrow$  ( $R_{20}, \dots, R_{16}$ )  $\ll 1$ 
26: end for
27: // Processing the final 7-th bit
28: for  $m = 0$  to  $3$  do
29:   if the 7-th bit of  $R_{21+m} == 1$  then
30:      $R_0 \leftarrow R_0 + R_{25}$  // Dummy ADD instruction for ILA
31:     for  $k = 0$  to  $4$  do
32:        $R_{8+m+k} \leftarrow R_{8+m+k} \oplus R_{16+k}$ 
33:     end for
34:   else
35:     // Dummy XOR with the garbage registers
36:     for  $k = 0$  to  $4$  do
37:        $R_{m+k} \leftarrow R_{m+k} \oplus R_{16+k}$ 
38:     end for
39:   end if
40: end for

```

Seo and Kim

- MBC에서 사용한 곱셈 방식 사용
- 40bit의 Multiplicand를 사용하는 기존 연구에 비해 1개의 레지스터 확보

3. 128bit Binary field multiplication

- 확보한 8개의 레지스터를 이용한 Karatsuba Algorithm 최적화

Algorithm 5 Karatsuba algorithm for 64-bit multiplication

Input: : 64-bit wise operands A and B

Output: : Result $C \leftarrow A \times B$

```
1:  $L \leftarrow A[3 \sim 0] \times B[3 \sim 0]$ 
2:  $H \leftarrow A[7 \sim 4] \times B[7 \sim 4]$ 
3:  $M \leftarrow (A[7 \sim 4] \oplus A[3 \sim 0]) \times (B[7 \sim 4] \oplus B[3 \sim 0])$ 
4:  $M \leftarrow M \oplus L \oplus H$ 
5:  $C \leftarrow (H \ll 64) \oplus (M \ll 32) \oplus L$ 
6: return  $C$ 
```

Algorithm 6 Proposed Level 1 Karatsuba Block-Comb in source code level

1: ROUND32	13: MOVW K6, C6	24: EOR C1, C5	35: EOR C3, K3
2: STD Z+0, C0	14: ROUND32	25: EOR C2, C6	36: EOR C4, K4
3: STD Z+1, C1	15: STD Z+12, C4	26: EOR C3, C7	37: EOR C5, K5
4: STD Z+2, C2	16: STD Z+13, C5	27: EOR K4, C0	38: EOR C6, K6
5: STD Z+3, C3	17: STD Z+14, C6	28: EOR K5, C1	39: EOR C7, K7
6: EOR C0, C4	18: STD Z+15, C7	29: EOR K6, C2	40: STD Z+4, C0
7: EOR C1, C5	19: EOR K0, C0	30: EOR K7, C3	41: STD Z+5, C1
8: EOR C2, C6	20: EOR K1, C1	31: ROUND32	42: STD Z+6, C2
9: EOR C3, C7	21: EOR K2, C2	32: EOR C0, K0	43: STD Z+7, C3
10: MOVW K0, C0	22: EOR K3, C3	33: EOR C1, K1	44: STD Z+8, C4
11: MOVW K2, C2	23: EOR C0, C4	34: EOR C2, K2	45: STD Z+9, C5
12: MOVW K4, C4			46: STD Z+10, C6
			47: STD Z+11, C7

K0 ~ K7을 이용해 Karatsuba
과정에서 C[4] ~ C[11] 연산
에 필요한 값을 스택 메모리
사용 없이 처리

3. 128bit Binary field multiplication

- Reduction 최적화 구현
 - 128bit 곱셈의 결과를 Reduction하는 과정에서 소프트웨어 최적화
 - 8bit 환경에 알맞게 최적화 구현
 - Assembly 구현으로 320cc로 최적화

Algorithm 2 (Fast reduction modulo g)

Input: 256-bit string $[X_3 : X_2 : X_1 : X_0]$ where X_3, X_2, X_1, X_0 are 64-bit long each.

Step 1: Shift X_3 by 63-, 62- and 57-bit positions to the right, to compute:

$$\begin{aligned} A &= X_3 \gg 63 \\ B &= X_3 \gg 62 \\ C &= X_3 \gg 57 \end{aligned} \tag{23}$$

Step 2: XOR $A, B,$ and C with X_2 . Compute D as follows:

$$D = X_2 \oplus A \oplus B \oplus C \tag{24}$$

Step 3: Shift $[X_3 : D]$ by 1-, 2- and 7-bit positions to the left. Compute numbers:

$$\begin{aligned} [E_1 : E_0] &= [X_3 : D] \ll 1 \\ [F_1 : F_0] &= [X_3 : D] \ll 2 \\ [G_1 : G_0] &= [X_3 : D] \ll 7 \end{aligned} \tag{25}$$

Step 4: XOR $[E_1 : E_0], [F_1 : F_0],$ and $[G_1 : G_0]$ with each other and $[X_3 : D]$. Compute a number $[H_1 : H_0]$ as follows:

$$[H_1 : H_0] = [X_3 \oplus E_1 \oplus F_1 \oplus G_1 : D \oplus E_0 \oplus F_0 \oplus G_0] \tag{26}$$

Output: $[X_1 \oplus H_1 : X_0 \oplus H_0]$ (the reduction result)

4. Evaluation | FACE-LIGHT

- 표준 AES보다 약 **22% 성능 향상**을 보임
- 추가적인 LUT 업데이트 시간 소요가 없음

Security level	Dinu et al. [17]	Otte et al. [18]	FACE-LIGHT (This work)	Extended FACE (This work)
AES-128	2,835	2,507	2,218	1,967
AES-192	N/A	2,991	2,702	2,449
AES-256	N/A	3,473	3,184	2,931

4. Evaluation | FACE-LIGHT

- FACE-LIGHT **8bits Microcontroller**에 최적화 됨
- LUT 업데이트가 없기 때문에 Constant Timing 유지
- 8bits 저전력 프로세서부터 제약없이 사용 가능



	FACE [9]	FACE-LIGHT (This work)
Table update	✓	–
Constant timing	–	✓
Target processor	32-bit or above	8-bit or above
Expandable Round	Round 2	Round 3

4. Evaluation | FACE-LIGHT

- **파형 분석 공격**(CPA, DPA)에 대한 **저항성**을 지님

PCE	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	28	7E	15	16	28	AE	D2	A8	A8	F7	15	88	09	CF	4F	3C
2	0.7013	0.7801	0.7126	0.7651	0.7864	0.7453	0.7093	0.7518	0.7095	0.7581	0.7409	0.7840	0.7067	0.7530	0.7115	0.7998
3	2A	7F	14	17	29	AF	D3	A7	AA	F6	14	89	08	CE	4E	3D
4	0.3791	0.3795	0.3778	0.3984	0.3711	0.3961	0.3647	0.3987	0.3669	0.4060	0.3464	0.3737	0.3563	0.3780	0.3653	0.3930
5	24	9A	83	E3	DC	4A	A7	99	5E	13	8F	8D	81	84	F5	E1
6	0.1953	0.2181	0.2100	0.2041	0.1875	0.2078	0.2149	0.1848	0.1874	0.2106	0.1899	0.1909	0.1851	0.1993	0.2012	0.1954
7	78	48	1E	38	82	C3	80	53	3F	8C	7E	FD	91	3A	81	21
8	0.1948	0.2559	0.2012	0.1840	0.1939	0.1845	0.2144	0.1823	0.1819	0.1918	0.1888	0.1892	0.1844	0.1939	0.2003	0.1892
9	20	08	E5	29	47	D5	F9	75	97	02	81	33	9D	28	F7	81
10	0.1947	0.2035	0.1889	0.1821	0.1927	0.1730	0.2119	0.1794	0.1888	0.1811	0.1793	0.1778	0.1778	0.1919	0.1971	0.1878
11	D8	88	A1	E5	9C	98	FD	8C	E5	C2	8C	9E	D1	F0	0C	C9
12	0.1881	0.1896	0.1879	0.1780	0.1890	0.1719	0.2074	0.1770	0.1767	0.1817	0.1783	0.1782	0.1724	0.1833	0.1935	0.1790
13	06	88	E0	5C	D8	58	D9	DA	01	E4	7A	7D	99	05	8D	96
14	0.1844	0.1885	0.1864	0.1769	0.1830	0.1896	0.2046	0.1668	0.1747	0.1671	0.1740	0.1775	0.1696	0.1765	0.1857	0.1765
15	9F	41	5A	36	96	E0	64	8C	32	C8	56	87	A7	12	83	02
16	0.1825	0.1845	0.1864	0.1783	0.1674	0.1995	0.1657	0.1719	0.1634	0.1722	0.1725	0.1888	0.1630	0.1816	0.1746	0.1746
17	46	75	7E	C6	45	5F	20	93	28	9A	5A	A6	D4	A2	89	09
18	0.1791	0.1764	0.1858	0.1738	0.1778	0.1671	0.1971	0.1644	0.1699	0.1616	0.1711	0.1668	0.1677	0.1604	0.1813	0.1713
19	78	8D	5E	18	63	8D	42	3A	33	CA	C8	58	89	DC	F9	4D
20	0.1756	0.1747	0.1858	0.1722	0.1786	0.1663	0.1966	0.1643	0.1692	0.1608	0.1704	0.1608	0.1672	0.1599	0.1811	0.1712
21	64	C6	A3	A5	03	90	87	51	18	3D	83	35	0C	4D	49	49
22	0.1754	0.1725	0.1783	0.1697	0.1756	0.1661	0.1952	0.1642	0.1667	0.1591	0.1704	0.1607	0.1662	0.1580	0.1808	0.1706

PCE	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	201	87	49	195	145	140	231	80	238	146	220	216	29	249	86	151
1	42	84	88	EF	51	69	55	7F	78	C8	78	1D	D8	F6	E2	73
2	0.0727	0.0755	0.0690	0.0692	0.0683	0.0685	0.0728	0.0686	0.0773	0.0773	0.0672	0.0729	0.0696	0.0689	0.0691	0.0720
3	20	60	48	CF	83	C1	0F	C8	DF	85	1E	89	C1	A1	9C	43
4	0.0704	0.0679	0.0682	0.0687	0.0680	0.0682	0.0697	0.0673	0.0705	0.0699	0.0643	0.0723	0.0676	0.0673	0.0682	0.0704
5	FD	1E	CE	A0	87	7E	06	EB	96	22	44	0E	0C	AA	01	86
6	0.0695	0.0649	0.0680	0.0676	0.0679	0.0647	0.0689	0.0665	0.0652	0.0676	0.0642	0.0686	0.0664	0.0666	0.0676	0.0701
7	19	44	E5	25	A1	99	4A	34	06	17	C5	85	E6	89	39	24
8	0.0682	0.0648	0.0679	0.0676	0.0672	0.0644	0.0669	0.0658	0.0651	0.0643	0.0638	0.0671	0.0663	0.0647	0.0672	0.0686
9	2F	84	7A	92	4F	D9	60	FA	EE	7D	1F	21	7B	65	F9	D3
10	0.0680	0.0646	0.0663	0.0672	0.0671	0.0634	0.0669	0.0645	0.0645	0.0641	0.0636	0.0667	0.0645	0.0639	0.0666	0.0686
11	44	D4	FF	D4	82	C2	D2	A7	8E	CE	DA	3D	8E	5D	86	87
12	0.0675	0.0640	0.0660	0.0665	0.0670	0.0633	0.0655	0.0640	0.0639	0.0638	0.0635	0.0667	0.0644	0.0636	0.0655	0.0681
13	57	28	7E	84	E4	49	13	05	70	2A	28	73	41	74	92	EE
14	0.0674	0.0636	0.0654	0.0657	0.0648	0.0623	0.0640	0.0638	0.0630	0.0629	0.0627	0.0657	0.0638	0.0634	0.0651	0.0662
15	17	78	57	80	8D	45	93	1E	18	37	46	3E	CC	51	D3	C3
16	0.0665	0.0635	0.0634	0.0654	0.0645	0.0621	0.0638	0.0627	0.0627	0.0628	0.0627	0.0650	0.0635	0.0630	0.0645	0.0662
17	C3	63	FC	71	75	6F	63	AF	94	00	E5	EF	A1	89	F6	D6
18	0.0661	0.0629	0.0627	0.0638	0.0644	0.0618	0.0635	0.0625	0.0624	0.0623	0.0626	0.0649	0.0632	0.0629	0.0642	0.0661
19	79	96	9A	C5	21	6C	88	A8	17	C2	FA	47	9D	CD	FE	8F
20	0.0659	0.0626	0.0620	0.0632	0.0643	0.0618	0.0631	0.0624	0.0624	0.0615	0.0620	0.0640	0.0629	0.0629	0.0635	0.0647
21	DD	5F	D3	F4	48	C9	9E	DA	AD	AA	D0	81	34	01	E3	A7
22	0.0627	0.0623	0.0619	0.0631	0.0640	0.0618	0.0628	0.0619	0.0616	0.0615	0.0620	0.0638	0.0627	0.0628	0.0630	0.0646



4. Evaluation | FACE-LIGHT

- ARX 연산을 사용하는 LEA에 비해 **매우 빠른 마스킹 속도**
- 기존의 Masked AES 연구 결과에 비해 성능 향상
 - **FACE-LIGHT, 소프트웨어 최적화**

LEA-128 [19]	Masked LEA-128 [20]	Masked AES-128 (This work)
2,688	36,589	6,219

4. Evaluation | 128bit Binary Multiplication


- 기존 연구에 비해 **31% 성능 향상**
- 기존 연구들과 비교 했을 때 **가장 빠름**

Bit	Method	Seo and Kim [10]	This work
32-bit	Proposed Block-Comb	490	478
64-bit	Proposed Karatsuba Block-Comb (Level 1)	1,330	1,188
128-bit	Proposed Karatsuba Block-Comb (Level 2)	5,675	3,896

Contributor	Method	TA/SPA Security	Timing (cc)
Liu et al. [15]	Karatsuba + Masked Block Comb	TA only	14,878
Seo and Kim [10]	Karatsuba + Block-Comb with Dummy XOR and ILA	TA/SPA both	7,162
This Work	Karatsuba + Block Comb with Dummy XOR and ILA	TA/SPA both	4,230

4. Evaluation | PAGE

- CPA에 취약한 기존 연구에 비해 Masking을 통한 **CPA 방어**
- 기존 AES-GCM 구현 (Ziu et al)에 비해 **평균 44% 성능 향상**



Algorithm	16-byte	64-byte	1024-byte
AES-GCM-128	807	510	415
AES-GCM-192	868	548	466
AES-GCM-256	928	586	477

Algorithm	16 bytes	64 bytes	1024 bytes
A: Proposed masked GCM	1,378	850	686
B: Ziu et al	2,047	1,242	990
overhead ration: (A-B)/B	0.48	0.46	0.44

5. Conclusion

- AES-GCM 최적화
- 암호화 부분인 AES-CTR을 FACE-LIGHT 기법을 통해 최적화
- 메시지 인증 부분의 128bit Multiplication을 최적화

Q & A

