

F A C E - L I G H T

FACE–LIGHT: Fast AES CTR Mode Encryption for Low-end Microcontrollers

<https://www.youtube.com/watch?v=ICPLQmnn7As&t=1124s>

2019 ICISC

CONTENTS

01

Introduction

- AES
- Side Channel Attack
- Masking

02

FACE

- Outline
- Structure

03

Our Work

- FACE-LIGHT
- Extended-FACE
- Evaluation

04

Conclution

- Contribution
- Future Work

Introduction

F A C E - L I G H T

01

AES (Advanced Encryption Standard)

- World side block cipher standard
 - FIPS 197
 - ISO/IEC 18033-3
- AES Modes
 - ECB, CBC, CFB, OFB, **CTR**




Fig 1. AES Structure

01

AES-CTR

- AES Counter Mode
- **Parallel Process**
- 128bits IV(Initial Vector)
 - 96bits Nonce
 - 32bits Counter
- Counter value increases by 1 on each block




Fig 2. AES-CTR Structure

01

Side Channel Attack(SCA)

- Attack based on **additional information** during cipher operation
- Power Analysis
 - SPA(Simple Power Analysis)
 - DPA(Differential Power Analysis)
 - CPA(Correlation Power Analysis)




Fig 3. Power Analysis Attack

01

Masking

- SCA Countermeasure
 - Preventing power analysis
- Implemented with reference to the published masking technique*
 - **Optimized Implementation** on 8bits Microcontroller




Fig 4. Masking Process

*C. Herbst, E. Oswald, and S. Mangard, "An aes smart card implementation resistant to power analysis attacks," in ACNS, pp. 239–252, Springer, 2006.


FACE

F A C E - L I G H T

Outline

- Optimized implementation using AES-CTR technique
 - Last byte saves the counter value
 - The only difference between the first and the next block is **the last byte**
- Stores the repeated value except the counter value
 - Stores the value in the **Look Up Table(LUT)**
 - Refer to the LUT for specific round
 - Requires 5 LUT(**5KB**)
- **Need to update LUT** every period according to the change of the counter value


02



02

Structure (Round 0)


- Utilize the change of last bytes of the data
 - The difference between the first block and the next block is 1 byte
- 12 Bytes can be utilized after Round 0
 - $S[12]$, $S[13]$, $S[14]$, $S[15]$
- Table can be used $(2^{32} - 1)$ times
 - No need for update



02

Structure (Round 1)


- Last byte spreading
 - Spreads across two stages
 - ShiftRows
 - MixColumns
- LUT generation available
 - Except first column
- Table can be used ($2^8 - 1$) times



02

Structure (Round 1+)


- Last byte spreading
 - Spreads across two stages
 - ShiftRows
 - MixColumns
- LUT generation available
 - Utilize $S[15]$ as index
 - Table Size: 1KB
- Table can be used ($2^8 \times 2^{32}$) times



02

Structure (Round 2)

- First column spreading
 - Spreads across two stages
 - ShiftRows
 - MixColumns
- All values are affected after Round 2
- LUT generation available
 - Intermediate value during MixColumns
- Table can be used ($2^8 - 1$) times



02

Structure (Round 2+)

- Values that are not stored in LUT in Round 2


– $S[0], S[1], S[2], S[3]$

- LUT generation available

– Unused Intermediate value during MixColumns

– Table Size: 4KB

- Table can be used ($2^8 \times 2^{32}$) times



Limitation of FACE

- Difficult to utilize on 8bits Microcontroller
 - **LUT capacity** issues
 - Requires minimum 5KB of memory
- Requires **updates of LUT** at regular intervals




Fig 6. Arduino Uno Memory Structure

Our Work

FACE - LIGHT

F A C E - L I G H T

03

Target Board

- 8bits Microcontroller
 - **Arduino Uno ATmega328P**
- Hardware Spec
 - Flash Memory: 32KB
 - SRAM: 2KB
 - EEPROM: 1KB
 - Clock Speed: 16MHz



Fig 7. Arduino Uno

03

Overview

- Optimized implementation based on FACE
 - Optimized for low-power processor
- Stores the iterated value dependent on the counter value
 - Stores the value in the **Look Up Table(LUT)**
 - **Multiple rounds omitted** with a single reference
 - Requires 4 LUT (**4KB**)
- **No Need to update LUT** every period according to the change of the counter value
- Improved performance by combining with FACE

03




Fig 8. Overview of FACE-LIGHT

03

Initialization Vector

(128 bits Counter Value: 32 Counter + 96 Nonce)

00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Counter																

CIPHER KEY

00	01	02	03	04	05	06	07	08	09	0a	0b	0c	0d	0e	0f
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Start of round

After SubBytes

After ShiftRows

After MixColumns

Round 0

00	00	00	00
00	00	00	00
00	00	00	00
00	00	00	00

Round 1

00	04	08	0c
01	05	09	0d
02	06	0a	0e
03	07	0b	0f

63	f2	30	fe
7c	6b	01	d7
77	6f	67	ab
7b	c5	2b	76

63	f2	30	fe
6b	01	d7	7c
67	ab	77	6f
76	7b	c5	2b

6a	2c	b0	27
6a	6d	d9	9c
5c	33	5d	21
45	51	61	5c

Round 2

bc	fe	6a	f1
c0	c2	7f	37
28	41	25	57
b8	ab	90	a2

65	bb	02	a1
ba	25	d2	9a
34	83	3f	5b
6c	62	60	3a

65	bb	02	a1
25	d2	9a	ba
3f	5b	34	83
3a	6c	62	60

a0	37	e7	6f
54	85	13	30
70	6b	56	a6
c1	87	6c	01

03

Initialization Vector

(128 bits Counter Value: 32 Counter + 96 Nonce)

00	00	00	01	00	00	00	00	00	00	00	00	00	00	00	00	00
Counter																

CIPHER KEY

00	01	02	03	04	05	06	07	08	09	0a	0b	0c	0d	0e	0f
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Start of round

After SubBytes

After ShiftRows

After MixColumns

Round 0

00	00	00	00
00	00	00	00
00	00	00	00
01	00	00	00

Round 1

00	04	08	0c
01	05	09	0d
02	06	0a	0e
02	07	0b	0f

63	f2	30	fe
7c	6b	01	d7
77	6f	67	ab
77	c5	2b	76

63	f2	30	fe
6b	01	d7	7c
67	ab	77	6f
76	77	c5	2b

6a	20	b0	27
6a	61	d9	9c
5c	27	5d	21
45	49	61	5c


Round 2

bc	f2	6a	f1
c0	ce	7f	37
28	55	25	57
b8	b3	90	a2

65	89	02	a1
ba	8b	d2	9a
34	fc	3f	5b
6c	6d	60	3a

65	89	02	a1
8b	d2	9a	ba
3f	5b	34	fc
3a	6c	6d	60

49	53	e8	10
13	b7	1c	b1
de	59	47	58
6f	d1	72	7e



03

Initialization Vector

(128 bits Counter Value: 32 Counter + 96 Nonce)

00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Counter																

CIPHER KEY

00	01	02	03	04	05	06	07	08	09	0a	0b	0c	0d	0e	0f
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Start of round

After SubBytes

After ShiftRows

After MixColumns

Round 0

00	00	00	00
00	00	00	00
00	00	00	00
00	00	00	00

Round 1

00	04	08	0c
01	05	09	0d
02	06	0a	0e
03	07	0b	0f

63	f2	30	fe
7c	6b	01	d7
77	6f	67	ab
7b	c5	2b	76

63	f2	30	fe
6b	01	d7	7c
67	ab	77	6f
76	7b	c5	2b

6a	2c	b0	27
6a	6d	d9	9c
5c	33	5d	21
45	51	61	5c

Round 2

bc	fe	6a	f1
c0	c2	7f	37
28	41	25	57
b8	ab	90	a2

65	bb	02	a1
ba	25	d2	9a
34	83	3f	5b
6c	62	60	3a

65	bb	02	a1
25	d2	9a	ba
3f	5b	34	83
3a	6c	62	60

a0	37	e7	6f
54	85	13	30
70	6b	56	a6
c1	87	6c	01

03

Initialization Vector

(128 bits Counter Value: 32 Counter + 96 Nonce)

00	00	01	00	00	00	00	00	00	00	00	00	00	00	00	00
Counter															

CIPHER KEY

00	01	02	03	04	05	06	07	08	09	0a	0b	0c	0d	0e	0f
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Start of round

After SubBytes

After ShiftRows

After MixColumns

Round 0

00	00	00	00
00	00	00	00
01	00	00	00
00	00	00	00

Round 1

00	04	08	0c
01	05	09	0d
03	06	0a	0e
03	07	0b	0f

63	f2	30	fe
7c	6b	01	d7
7b	6f	67	ab
7b	c5	2b	76

63	f2	30	fe
6b	01	d7	7c
67	ab	7b	6f
76	7b	c5	2b

6a	2c	b0	27
6a	6d	d9	9c
5c	33	45	21
45	51	6d	5c


Round 2

bc	fe	66	f1
c0	c2	6b	37
28	41	3d	57
b8	ab	9c	a2

65	bb	33	a1
ba	25	7f	9a
34	83	27	5b
6c	62	de	3a

65	bb	33	a1
25	7f	9a	ba
27	5b	34	83
3a	6c	62	de

b8	db	85	6f
7c	c4	22	8e
40	c6	67	7f
d9	2a	3f	66



03

Initialization Vector

(128 bits Counter Value: 32 Counter + 96 Nonce)

00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Counter															

CIPHER KEY

00	01	02	03	04	05	06	07	08	09	0a	0b	0c	0d	0e	0f
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Start of round

After SubBytes

After ShiftRows

After MixColumns

Round 0

00	00	00	00
00	00	00	00
00	00	00	00
00	00	00	00

Round 1

00	04	08	0c
01	05	09	0d
02	06	0a	0e
03	07	0b	0f

63	f2	30	fe
7c	6b	01	d7
77	6f	67	ab
7b	c5	2b	76

63	f2	30	fe
6b	01	d7	7c
67	ab	77	6f
76	7b	c5	2b

6a	2c	b0	27
6a	6d	d9	9c
5c	33	5d	21
45	51	61	5c

Round 2

bc	fe	6a	f1
c0	c2	7f	37
28	41	25	57
b8	ab	90	a2

65	bb	02	a1
ba	25	d2	9a
34	83	3f	5b
6c	62	60	3a

65	bb	02	a1
25	d2	9a	ba
3f	5b	34	83
3a	6c	62	60

a0	37	e7	6f
54	85	13	30
70	6b	56	a6
c1	87	6c	01

03

Initialization Vector

(128 bits Counter Value: 32 Counter + 96 Nonce)

00	01	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Counter																

CIPHER KEY

00	01	02	03	04	05	06	07	08	09	0a	0b	0c	0d	0e	0f
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Start of round

After SubBytes

After ShiftRows

After MixColumns

Round 0

00	00	00	00
01	00	00	00
00	00	00	00
00	00	00	00

Round 1

00	04	08	0c
00	05	09	0d
02	06	0a	0e
03	07	0b	0f

63	f2	30	fe
63	6b	01	d7
77	6f	67	ab
7b	c5	2b	76

63	f2	30	fe
6b	01	d7	63
67	ab	77	6f
76	7b	c5	2b

6a	2c	b0	06
6a	6d	d9	a2
5c	33	5d	3e
45	51	61	43


Round 2

bc	fe	6a	d0
c0	c2	7f	09
28	41	25	48
b8	ab	90	bd

65	bb	02	70
ba	25	d2	01
34	83	3f	52
6c	62	60	7a

65	bb	02	70
25	d2	01	ba
3f	52	34	83
7a	6c	62	60

e0	3e	51	d6
14	9e	3e	e1
b0	79	cd	77
41	8e	f7	69



03

Initialization Vector

(128 bits Counter Value: 32 Counter + 96 Nonce)

00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Counter															

CIPHER KEY

00	01	02	03	04	05	06	07	08	09	0a	0b	0c	0d	0e	0f
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Start of round

After SubBytes

After ShiftRows

After MixColumns

Round 0

00	00	00	00
00	00	00	00
00	00	00	00
00	00	00	00

Round 1

00	04	08	0c
01	05	09	0d
02	06	0a	0e
03	07	0b	0f

63	f2	30	fe
7c	6b	01	d7
77	6f	67	ab
7b	c5	2b	76

63	f2	30	fe
6b	01	d7	7c
67	ab	77	6f
76	7b	c5	2b

6a	2c	b0	27
6a	6d	d9	9c
5c	33	5d	21
45	51	61	5c

Round 2

bc	fe	6a	f1
c0	c2	7f	37
28	41	25	57
b8	ab	90	a2

65	bb	02	a1
ba	25	d2	9a
34	83	3f	5b
6c	62	60	3a

65	bb	02	a1
25	d2	9a	ba
3f	5b	34	83
3a	6c	62	60

a0	37	e7	6f
54	85	13	30
70	6b	56	a6
c1	87	6c	01

03

Initialization Vector

(128 bits Counter Value: 32 Counter + 96 Nonce)

01	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Counter

CIPHER KEY

00	01	02	03	04	05	06	07	08	09	0a	0b	0c	0d	0e	0f
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Start of round

After SubBytes

After ShiftRows

After MixColumns

Round 0

01	00	00	00
00	00	00	00
00	00	00	00
00	00	00	00

Round 1

01	04	08	0c
01	05	09	0d
02	06	0a	0e
03	07	0b	0f

7c	f2	30	fe
7c	6b	01	d7
77	6f	67	ab
7b	c5	2b	76

7c	f2	30	fe
6b	01	d7	7c
67	ab	77	6f
76	7b	c5	2b

54	2c	b0	27
75	6d	d9	9c
43	33	5d	21
64	51	61	5c


Round 2

82	fe	6a	f1
df	c2	7f	37
37	41	25	57
99	ab	90	a2

13	bb	02	a1
9e	25	d2	9a
9a	83	3f	5b
ee	62	60	3a

13	bb	02	a1
25	d2	9a	9e
3f	5b	9a	83
3a	ee	62	60

4c	b5	49	03
22	07	fa	78
06	f6	11	82
5b	98	c2	25



03

Look Up Table Structure

- Size of LUT: **4KB**
- Update **not required**

Initialization Vector

(128 bits: 32 Counter + 96 Nonce)






Fig 9. FACE-LIGHT Look Up Table

03



03


Extended FACE

- Extended FACE

- Original FACE
- FACE-Light


- Operation reduction

- Subbytes
- AddRoundKey




03

FACE




FACE-LIGHT




03

FACE




FACE-LIGHT



03

Extended FACE



03

Evaluation (Calculating Speed)

- **22% performance improvement** over standard AES
- No additional LUT update time required

Unit: Clock Cycles

Security Level	Dinu et al. *	Otte et al. **	FACE-Light (Our Work)	Ex-FACE (Our Work)
AES-128	2,835	2,507	2,218	1,967
AES-192	N/A	2,991	2,702	2,449
AES-256	N/A	3,473	3,184	2,931

Table 1. Comparison of calculating speed

* D. Dinu, A. Biryukov, "FELICS—fair evaluation of lightweight cryptographic systems," in NIST, 2015.

** D. Otte et al., "AVR-crypto-lib," Online: <http://www.das-labor.org/wiki/AVR-Crypto-Lib/en>, 2009.

03

Evaluation (vs FACE)

- Optimized for FACE-LIGHT **8bits Microcontroller**
- Support Constant Timing(No need to LUT update)
- 8bits low-power processor available without restrictions

	FACE	FACE-LIGHT (Our Work)
Table Update	O	X
Constant Timing	Not Support	Support
Target Processor	32-bits or above	8-bits or above
Expandable Round	Round 2	Round 3

Table 2. Comparison with original FACE

03

Evaluation (Side Channel Attack Resistance)

- Resistant** to power analysis attacks (CPA, DPA)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
PCE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	2B	7E	15	16	28	AE	D2	A6	A8	F7	15	88	09	CF	4F	3C
1	0.7013	0.7601	0.7126	0.7651	0.7064	0.7453	0.7093	0.7518	0.7095	0.7581	0.7409	0.7640	0.7067	0.7530	0.7115	0.7998
2	2A	7F	14	17	29	AF	D3	A7	AA	F6	14	89	08	CE	4E	3D
3	0.3791	0.3795	0.3778	0.3994	0.3711	0.3961	0.3647	0.3987	0.3669	0.4060	0.3484	0.3737	0.3563	0.3780	0.3653	0.3930
4	24	9A	83	E3	DC	4A	A7	99	5E	13	9F	8D	81	84	75	E1
5	0.1953	0.2181	0.2100	0.2041	0.1975	0.2207	0.2149	0.1948	0.1874	0.2106	0.1899	0.1909	0.1851	0.1993	0.2012	0.1954
6	7B	48	1E	38	C2	C3	60	53	3F	8C	7E	FD	91	3A	81	21
7	0.1948	0.2059	0.2012	0.1840	0.1939	0.1845	0.2144	0.1823	0.1819	0.1918	0.1888	0.1882	0.1844	0.1939	0.2003	0.1882
8	20	08	15	29	47	D5	F9	75	97	32	81	33	80	38	77	81
9	0.1947	0.2035	0.1889	0.1821	0.1927	0.1730	0.2119	0.1794	0.1790	0.1888	0.1811	0.1793	0.1778	0.1919	0.1971	0.1878
10	08	88	A1	E5	9C	96	7D	8C	E5	C2	8C	9E	D1	F0	DC	C9
11	0.1881	0.1896	0.1879	0.1780	0.1880	0.1718	0.2074	0.1770	0.1787	0.1817	0.1783	0.1782	0.1724	0.1833	0.1925	0.1790
12	06	88	3D	9C	D8	58	D9	DA	01	84	7A	7D	99	D5	8D	96
13	0.1844	0.1885	0.1884	0.1769	0.1830	0.1896	0.2048	0.1868	0.1747	0.1871	0.1740	0.1775	0.1696	0.1785	0.1857	0.1785
14	9F	41	5A	36	98	E7	84	9C	32	C8	56	87	A7	12	83	02
15	0.1825	0.1845	0.1884	0.1780	0.1783	0.1874	0.1995	0.1837	0.1719	0.1834	0.1722	0.1725	0.1888	0.1830	0.1816	0.1746
16	46	75	7E	C8	45	5F	20	93	28	8A	5A	AE	D4	A2	89	06
17	0.1791	0.1766	0.1858	0.1738	0.1778	0.1871	0.1971	0.1844	0.1699	0.1816	0.1711	0.1668	0.1877	0.1804	0.1813	0.1713
18	76	8D	5E	18	63	8D	42	5A	33	CA	C8	58	88	DC	F9	40
19	0.1756	0.1747	0.1858	0.1722	0.1766	0.1663	0.1968	0.1643	0.1692	0.1608	0.1704	0.1608	0.1672	0.1599	0.1811	0.1712
20	84	C6	A3	A5	03	90	87	51	18	3D	3D	83	35	DC	40	48
21	0.1754	0.1725	0.1783	0.1697	0.1756	0.1661	0.1952	0.1642	0.1667	0.1591	0.1704	0.1607	0.1662	0.1580	0.1808	0.1706

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
PCE	201	87	49	195	145	140	231	80	238	146	220	216	29	249	86	151
0	42	84	88	E7	51	69	55	7F	78	C8	78	1D	D8	F6	E2	73
1	0.0727	0.0755	0.0690	0.0692	0.0683	0.0685	0.0728	0.0686	0.0773	0.0727	0.0672	0.0729	0.0696	0.0689	0.0691	0.0720
2	20	60	48	CF	83	C1	0F	C8	DF	85	1E	89	C1	A1	9C	43
3	0.0704	0.0679	0.0682	0.0687	0.0680	0.0682	0.0697	0.0673	0.0705	0.0699	0.0643	0.0723	0.0676	0.0673	0.0682	0.0704
4	7D	1E	CE	A0	87	7E	06	EB	96	22	44	0E	DC	AA	01	86
5	0.0695	0.0649	0.0680	0.0678	0.0679	0.0647	0.0689	0.0665	0.0652	0.0676	0.0642	0.0686	0.0664	0.0666	0.0676	0.0701
6	19	44	E5	25	A1	99	4A	34	D6	17	C5	85	E6	89	39	24
7	0.0682	0.0648	0.0679	0.0678	0.0672	0.0644	0.0669	0.0658	0.0651	0.0643	0.0638	0.0671	0.0663	0.0647	0.0672	0.0686
8	2F	84	7A	92	4F	D9	60	FA	EE	7D	1F	21	78	65	F9	D3
9	0.0680	0.0646	0.0663	0.0672	0.0671	0.0634	0.0669	0.0645	0.0645	0.0641	0.0636	0.0667	0.0645	0.0639	0.0666	0.0686
10	44	D4	FF	D4	82	D2	C2	A7	8E	EE	DA	3D	8E	5D	86	87
11	0.0675	0.0640	0.0660	0.0665	0.0670	0.0633	0.0655	0.0640	0.0639	0.0638	0.0635	0.0667	0.0644	0.0636	0.0655	0.0681
12	57	28	7E	84	64	49	13	05	70	2A	28	73	41	74	92	EE
13	0.0674	0.0636	0.0654	0.0657	0.0648	0.0623	0.0640	0.0638	0.0630	0.0629	0.0627	0.0657	0.0638	0.0634	0.0651	0.0662
14	17	78	80	57	8D	45	93	1E	18	37	46	3E	CC	51	D3	C3
15	0.0665	0.0635	0.0634	0.0654	0.0645	0.0621	0.0638	0.0627	0.0627	0.0628	0.0627	0.0650	0.0635	0.0630	0.0645	0.0662
16	C3	63	FC	71	75	6F	63	AF	94	00	E5	EF	A1	89	F6	D6
17	0.0661	0.0629	0.0627	0.0638	0.0644	0.0618	0.0635	0.0625	0.0624	0.0623	0.0626	0.0649	0.0632	0.0629	0.0642	0.0661
18	79	96	9A	C5	21	6C	88	A8	17	C2	FA	47	9D	CD	FE	8F
19	0.0659	0.0626	0.0620	0.0632	0.0643	0.0618	0.0631	0.0624	0.0624	0.0615	0.0620	0.0640	0.0629	0.0629	0.0635	0.0647
20	DD	5F	D3	F4	48	C9	8E	DA	AD	AA	D0	81	34	01	E3	A7
21	0.0627	0.0623	0.0619	0.0631	0.0640	0.0618	0.0628	0.0619	0.0616	0.0615	0.0620	0.0638	0.0627	0.0628	0.0630	0.0646




Fig 10. Graph of Power Analysis

03

Evaluation (vs LEA)

- **Better performance** compared to Masked LEA using ARX operation
- Improved performance over previous Masked AES
 - **FACE-LIGHT, software optimization**

Unit: Clock Cycles

LEA-128 *	Masked LEA-128 **	Masked AES-128 (Previous Work)***	Masked FACE-128 (Our Work)
2,688	36,589	25,970	6,219

Table 3. Comparison with LEA and Previous Work

* H. Seo, I. Jeong, J. Lee, and W. Kim, "Compact implementations of ARX-based block ciphers on IoT processors," ACM TECS, 2018.

** E. Park, S. Oh, and J. Ha, "Masking-based block cipher LEA resistant to side channel attacks," KIISC, 2017.

*** K. H. Kim, H. J. Seo, "Implementation of Optimized 1st-Order Masking AES Algorithm Against Side-Channel-analysis," KIPS, 2019.

Conclusion

F A C E - L I G H T

04

Contribution

- Effective optimization of AES-CTR on low-power processor
 - Clock Cycles optimization
- More Rounds are expandable than FACE
- Difficult in predicting attack points(Timing being constant)
- Masking operation to counter a side channel attack
- Lightweight AES

Future Work

- Optimization on various platforms
 - 16bits MSP ... ETC
- Optimize other domestic cryptography using our proposal
 - Pre-calculation of LUT
 - Side channel attack resistant
 - Software optimization
- Apply proposed methods to AES modes
 - AES GCM



Fig 11. MSP430FR2433 LaunchPad kit

**THANK
YOU**

pgm.kkh@gmail.com