ARM64 Assembly 기초

https://youtu.be/mVoXiiM1GT4





Introduce ARMv8

• 2011년에 발표된 ARM의 64-bit 아키텍처


• AArch64 혹은 ARM64은 64-bit 명령어셋 아키텍처이다.

• ARMv8은 AArch64를 지원하며, AArch32의 호환성을 제공한다.



ARMv8 Register


• 31개의 범용 64-bit 레지스터를 제공하며, 32개의 128-bit 벡터 레지스터를 제공한다.





Vector Register

• 16B / 8B (Byte, 8-bit)



• 8H / 4H (Half Word, 16-bit)

16	16	16	16	16	16	16	16
				16	16	16	16

• 4S / 2S (Word, 32-bit)

32	32	32	32
		32	32


• 2D (Double Word, 64-bit)

64	64





Programming Example

• Xcode 상에서 프로그래밍 가능




Programming Example









Programming Example









Programming Example (Scalar Register)

```
#import "ViewController.h"

/*
Code 입력
*/

@interface ViewController ()

@end

@implementation ViewController

- (void)viewDidLoad { //main 함수 처럼 사용
    [super viewDidLoad];
    // Do any additional setup after loading the view.
}

@end
```

```
8 #import "ViewController.h"
9 #include <stdio.h>
12 Code 입력
14 extern void adder(uint32_t a, uint32_t b, uint32_t *result);
17 @interface ViewController ()
19 @end
21 @implementation ViewController
23 - (void)viewDidLoad {
                              //main 함수 처럼 사용
      [super viewDidLoad];
      // Do any additional setup after loading the view.
      uint32_t a = 0xff00ff00;
      uint32_t b = 0x00ff00ff;
      uint32_t c = 0;
      adder(a, b, &c);
      printf("----result----\n");
      printf("a = \%08x\n", a);
      printf("b = \%08x\n", b);
      printf("c = \%08x\n", c);
      printf("----\n");
      printf("\n #Test Done# \n\n");
```

```
1 //
2 // test_Func.s
3 // ARM_Test_Project
4 //
5 // Created by Siwoo on 2022/02/16.
6 //
7 .globl adder
8 .globl _adder
9 10 adder:
11 _adder:
12 ADD w4, w0, w1
13 STR w4, [x2]
14 RET
15 |
```



Programming Example (Vector Register)

```
14
          12
                     10
                                          6
                                                               2
                                8
                                                    4
                                                                         0
14
     13
          12
               11
                     10
                                8
                                          6
                                                                         0
28
     26
          24
               22
                     20
                          18
                               16
                                    14
                                          12
                                               10
                                                    8
                                                          6
                                                               4
                                                                         0
```

```
1  //
2  // test_Func.s
3  // ARM_Test_Project
4  //
5  // Created by Siwoo on 2022/02/16.
6  //
7  .globl adder
8  .globl _adder
9  10  adder:
11  _adder:
12   LD1.16b {v0}, [x0]  //load a
13   LD1.16b {v1}, [x1]  //load b
14
15   ADD.16b v2, v0, v1  //v2 = v0 + v1
16
17   ST1.16b {v2}, [x2]
18   RET
```


```
1 //
2 // test_Func.s
3 // ARM_Test_Project
4 //
5 // Created by Siwoo on 2022/02/16.
6 //
7 .globl adder
8 .globl _adder
9 10 adder:
11 _adder:
12    LD1.16b {v0}, [x0] //load a
13    LD1.16b {v1}, [x1] //load b
14
15    ADD.8b v2, v0, v1 //v2 = v0 + v1
16
17    ST1.16b {v2}, [x2]
18    RET
```

```
----result-----
A = 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15
B = 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15
C = 00 02 04 06 08 10 12 14 16 18 20 22 24 26 28 30
```

```
----result-----
A = 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15
B = 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15
C = 00 02 04 06 08 10 12 14 00 00 00 00 00 00 00
```




LEA 구현 실습



```
.macro Round_macro
   //load roundkey
   LD1R.4S
                {v5}, [x0], #4
   LD1R.4S
               {v6}, [x0], #4
   LD1R.4S
               {v7}, [x0], #4
   LD1R.4S
               {v8}, [x0], #4
               {v9}, [x0], #4
   LD1R.4S
               {v10}, [x0], #4
   LD1R.4S
   //XOR roundkey
   EOR.16b
               v5, v5, v0
   EOR.16b
               v6, v6, v1
   EOR.16b
               v7, v7, v1
   EOR.16b
               v8, v8, v2
   EOR.16b
               v9, v9, v2
   EOR.16b
               v10, v10, v3
   //addition
   ADD.4S
               v5, v5, v6
               v6, v7, v8
   ADD.4S
   ADD.4S
               v7, v9, v10
   //Rotation
   MOV.16b
               v3, v0
   SHL.4S
               v0, v5, #9
   SRI.4S
               v0, v5, #23
   SHL.4S
               v1, v6, #27
   SRI.4S
               v1, v6, #5
   SHL.4S
               v2, v7, #29
   SRI.4S
               v2, v7, #3
.endm
```


Arm Instruction Set Reference Guide

- Arm에서 사용하는 명령어 설명서
 - https://developer.arm.com/documentation/100076/0100/a64-instruction-set-reference/a64-simd-vector-instructions





Arm Instruction Set Reference Guide



ADD (vector)

```
Add (vector).
                                  //addition
Syntax
                                  ADD.4S
                                                   v5, v5, v6
ADD Vd.T, Vn.T, Vm.T
                                  ADD.4S
                                                   v6, v7, v8
                                  ADD.4S
                                                   v7, v9, v10
Where:
Vd
       Is the name of the SIMD and FP destination register.
Τ
       Is an arrangement specifier, and can be one of 8B, 16B, 4H, 8H, 2S, 4S or 2D.
Vn
       Is the name of the first SIMD and FP source register.
Vm
       Is the name of the second SIMD and FP source register.
```

Usage

Add (vector). This instruction adds corresponding elements in the two source SIMD and FP registers, places the results into a vector, and writes the vector to the destination SIMD and FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

감사합니다

