

ARM64 Assembly 기초

<https://youtu.be/mVoXiiM1GT4>


Introduce ARMv8

- 2011년에 발표된 ARM의 64-bit 아키텍처
- AArch64 혹은 ARM64은 64-bit 명령어셋 아키텍처이다.
- ARMv8은 AArch64를 지원하며, AArch32의 호환성을 제공한다.

ARMv8 Register

- 31개의 범용 64-bit 레지스터를 제공하며, 32개의 128-bit 벡터 레지스터를 제공한다.

31 x 64-bit general purpose registers



32 x 128-bit vector registers



Vector Register

- 16B / 8B (Byte, 8-bit)

8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8
								8	8	8	8	8	8	8	8

- 8H / 4H (Half Word, 16-bit)

16	16	16	16	16	16	16	16
				16	16	16	16

- 4S / 2S (Word, 32-bit)

32	32	32	32
		32	32


- 2D (Double Word, 64-bit)

64	64
----	----


Programming Example

- Xcode 상에서 프로그래밍 가능



New Project -> IOS -> APP






Team 설정 -> Objective-C(Language)



Programming Example



Programming Example



Programming Example (Scalar Register)

```
#import "ViewController.h"

/*
 Code 입력
 */

@interface ViewController ()

@end

@implementation ViewController

- (void)viewDidLoad {    //main 함수 처럼 사용
    [super viewDidLoad];
    // Do any additional setup after loading the view.
}

@end
```

```
8 #import "ViewController.h"
9 #include <stdio.h>
10
11 /*
12 Code 입력
13 */
14 extern void adder(uint32_t a, uint32_t b, uint32_t *result);
15
16
17 @interface ViewController ()
18
19 @end
20
21 @implementation ViewController
22
23 - (void)viewDidLoad {    //main 함수 처럼 사용
24     [super viewDidLoad];
25     // Do any additional setup after loading the view.
26
27     uint32_t a = 0xff00ff00;
28     uint32_t b = 0x00ff00ff;
29     uint32_t c = 0;
30
31     adder(a, b, &c);
32
33     printf("-----result-----\n");
34     printf("a = %08x\n", a);
35     printf("b = %08x\n", b);
36     printf("c = %08x\n", c);
37     printf("-----\n");
38
39     printf("\n #Test Done# \n\n");
40 }
41
```

```
1 //
2 // test_Func.s
3 // ARM_Test_Project
4 //
5 // Created by Siwoo on 2022/02/16.
6 //
7 .globl adder
8 .globl _adder
9
10 adder:
11 _adder:
12     ADD     w4, w0, w1
13     STR     w4, [x2]
14     RET
15 |
```

```
-----result-----
a = ff00ff00
b = 00ff00ff
c = ffffffff
-----
#Test Done#
```


Programming Example (Vector Register)

```

14 extern void adder(uint8_t *a, uint8_t *b, uint8_t *result);
15
16
17 @interface ViewController ()
18
19 @end
20
21 @implementation ViewController
22
23 - (void)viewDidLoad {           //main 함수 처럼 사용
24     [super viewDidLoad];
25     // Do any additional setup after loading the view.
26
27     uint8_t a[16] = {0x0, };
28     uint8_t b[16] = {0x0, };
29     uint8_t c[16] = {0x0, };
30
31     for(int i=0; i<16; i++){
32         a[i] = b[i] = i;
33     }
34
35
36     adder(a, b, c);

```

v0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	+															
v1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
v2	30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0

```

1 //
2 // test_Func.s
3 // ARM_Test_Project
4 //
5 // Created by Siwoo on 2022/02/16.
6 //
7 .globl adder
8 .globl _adder
9
10 adder:
11 _adder:
12     LD1.16b {v0}, [x0] //load a
13     LD1.16b {v1}, [x1] //load b
14
15     ADD.16b v2, v0, v1 //v2 = v0 + v1
16
17     ST1.16b {v2}, [x2]
18     RET

```

```

1 //
2 // test_Func.s
3 // ARM_Test_Project
4 //
5 // Created by Siwoo on 2022/02/16.
6 //
7 .globl adder
8 .globl _adder
9
10 adder:
11 _adder:
12     LD1.16b {v0}, [x0] //load a
13     LD1.16b {v1}, [x1] //load b
14
15     ADD.8b v2, v0, v1 //v2 = v0 + v1
16
17     ST1.16b {v2}, [x2]
18     RET

```

```

-----result-----
A = 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15
B = 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15
C = 00 02 04 06 08 10 12 14 16 18 20 22 24 26 28 30
-----

```

```

-----result-----
A = 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15
B = 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15
C = 00 02 04 06 08 10 12 14 00 00 00 00 00 00 00 00
-----


```

```

-----result-----
A = 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255
B = 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15
C = 255 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14
-----

```

LEA 구현 실습



X[0]	X[0]	X[0]	X[0]
X[1]	X[1]	X[1]	X[1]
X[2]	X[2]	X[2]	X[2]
X[3]	X[3]	X[3]	X[3]

```

.macro Round_macro
    //load roundkey
    LD1R.4S    {v5}, [x0], #4
    LD1R.4S    {v6}, [x0], #4
    LD1R.4S    {v7}, [x0], #4
    LD1R.4S    {v8}, [x0], #4
    LD1R.4S    {v9}, [x0], #4
    LD1R.4S    {v10}, [x0], #4


    //XOR roundkey
    EOR.16b    v5, v5, v0
    EOR.16b    v6, v6, v1
    EOR.16b    v7, v7, v1
    EOR.16b    v8, v8, v2
    EOR.16b    v9, v9, v2
    EOR.16b    v10, v10, v3

    //addition
    ADD.4S     v5, v5, v6
    ADD.4S     v6, v7, v8
    ADD.4S     v7, v9, v10

    //Rotation
    MOV.16b    v3, v0
    SHL.4S     v0, v5, #9
    SRI.4S     v0, v5, #23
    SHL.4S     v1, v6, #27
    SRI.4S     v1, v6, #5
    SHL.4S     v2, v7, #29
    SRI.4S     v2, v7, #3
.endm
    
```

Arm Instruction Set Reference Guide

- Arm에서 사용하는 명령어 설명서
 - <https://developer.arm.com/documentation/100076/0100/a64-instruction-set-reference/a64-simd-vector-instructions>



Arm Instruction Set Reference Guide

Arm® Instruction Set Reference Guide

Table of Contents

List of Figures

List of Figures

- > Preface
- > Part A : Instruction Set Overview
- > Part B : Advanced SIMD and Floating-point Programming
- > Part C : A32/T32 Instruction Set Reference
- ✓ Part D : A64 Instruction Set Reference
 - > D1 : Condition Codes
 - > D2 : A64 General Instructions
 - > D3 : A64 Data Transfer Instructions
 - > D4 : A64 Floating-point Instructions
 - > D5 : A64 SIMD Scalar Instructions
 - > D6 : A64 SIMD Vector Instructions
 - > D7 : A64 Cryptographic Algorithms

ADD (vector)

Add (vector).

Syntax

ADD *Vd.T*, *Vn.T*, *Vm.T*

Where:

Vd

Is the name of the SIMD and FP destination register.

T

Is an arrangement specifier, and can be one of 8B, 16B, 4H, 8H, 2S, 4S or 2D.

Vn

Is the name of the first SIMD and FP source register.

Vm

Is the name of the second SIMD and FP source register.

Usage

Add (vector). This instruction adds corresponding elements in the two source SIMD and FP registers, places the results into a vector, and writes the vector to the destination SIMD and FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
//addition
ADD.4S    v5, v5, v6
ADD.4S    v6, v7, v8
ADD.4S    v7, v9, v10
```

감사합니다

