FACE-LIGHT

FACE-LIGHT: Fast AES CTR Mode Encryption for Low-end Microcontrollers

CONTENTS

01

Introduction

- AES
- Side Channel Attack
- Masking

02

FACE

- Outline
- Structure

03

Our Work

- FACE-LIGHT
- Extended-FACE
- Evaluation

04

Conclusion


- Contribution
- Future Work

Introduction

FACE-LIGHT

AES (Advanced Encryption Standard)

- 전세계 블록 암호 표준
 - FIPS 197
 - ISO/IEC 18033-3
- 다양한 모드 존재
 - ECB, CBC, CFB, OFB, CTR






Fig 1. AES Structure

AES-CTR

- AES Counter Mode
- 병렬처리 가능

- 128bits IV(Initial Vector)
 - 96bits Nonce
 - 32bits Counter
- Counter만 1씩 증가




Fig 2. AES-CTR Structure

Side Channel Attack(SCA)

- 연산 중 발생하는 부가적 요소를 이용한 공격
- Power Analysis
 - SPA(Simple Power Analysis)
 - DPA(Differential Power Analysis)
 - CPA(Correlation Power Analysis)




Fig 3. Power Analysis Attack

Masking

- SCA Countermeasure
 - 전력 분석 방해
- 공개된[1] 마스킹 기법 응용
 - 8bits Microcontroller 최적 구현




Fig 4. Masking Process

FACE

FACE-LIGHT

Outline

- AES-CTR의 특징을 활용한 최적화 구현 기법
 - 마지막 byte는 Counter 값을 저장
 - 첫 블록과 다음 블록의 차이는 **마지막 byte**
- Counter를 제외하고 반복되는 부분을 저장
 - 사전 테이블(Look Up Table, LUT)로 저장
 - 특정 Round마다 정해진 LUT를 참조
 - 총 5개의 LUT가 필요 (약 **5***KB*)
- Counter 값 변화에 따라 일정 주기마다 LUT 업데이트 필요





Structure (Round 0)

02

 전체 데이터 중 마지막 byte의 변경을 활용


> 첫 블록과 다음 블록의 차이는 마지막 1byte

• Round 0 이후 12bytes 사용 가능

S[12], S[13],S[14], S[15]


 (2³² – 1)번 만큼 테이블 사용 가능

- 갱신이 필요 없음




Structure (Round 1)

- 마지막 byte의 확산
 - 두 단계에 걸쳐 확산
 - ShiftRows
 - MixColumns
- LUT 생성 가능
 - 첫 열 제외
- (28 1)번 만큼 테이블 사용 가능




Structure (Round 1+)

- 마지막 byte의 확산
 - 두 단계에 걸쳐 확산
 - ShiftRows
 - MixColumns
- LUT 생성 가능
 - S[15]를 index로 사용
 - Table Size: 1KB
- (28 x 232)번 만큼 테이블 사용 가능




Structure (Round 2)

- 첫 열 bytes의 확산
 - 두 단계에 걸쳐 확산
 - ShiftRows
 - MixColumns
- Round 2 이후
 모든 값 영향
- LUT 생성 가능
 - MixColumns의 중간 연산 값
- (2⁸ 1)번 만큼 테이블 사용 가능



Structure (Round 2+)

- Round 2의 LUT에 저장되지 않은 값
 - S[0], S[1],S[2], S[3]
- LUT 생성 가능
 - 미사용 값의 중간 값
 - Table Size: 4KB
- (28 x 232)번 만큼 테이블 사용 가능



Limitation of FACE

- 8bits Microcontroller에서 사용하기 어려움
 - **LUT의 용량** 문제
 - 최소 5KB의 메모리 필요
- 일정 주기마다 LUT의 갱신이 필요




Fig 6. Arduino Uno Memory Structure

Our Work FACE - LIGHT

FACE-LIGHT

Target Board

- 8bits Microcontroller
 - Arduino Uno ATmega328P

- Hardware Spec
 - Flash Memory: 32KB
 - SRAM: 2KB
 - EEPROM: 1KB
 - Clock Speed: 16MHz




Fig 7. Arduino Uno

Overview

- FACE에 기반한 최적화 구현 기법
 - 저전력 프로세스에 최적화 된 구현 기법
- Counter값에 의존하는 반복 부분을 저장
 - → 사전 테이블(Look Up Table, LUT)로 저장
 - 한번의 참조로 **다수의 Round를 생략** 가능
 - 총 4개의 LUT가 필요 (**4KB**)
- Counter 값 변화에 따라 LUT 업데이트 필요 없음
- 기존 FACE와 결합하여 성능 향상


Our Work


MixCoulmns


Initialization Vector (128 bits Counter Value: 32 Counter + 96 Nonce) Counter Round 2 Round 0 S[8] S[1] S[5] S[9] S[5] S[9] Before 256st Block: S[2] S[3] ShiftRows AddRoundKey ShiftRows AddRoundKey SubBytes SubBytes S[9] S[13] S[1] S[2] MixCoulmns MixCoulmns Round 2 Round 0 Round 1 After 256st Block: S[11] S[7] S[11] S[11] S[15] AddRoundKey AddRoundKey ShiftRows ShiftRows SubBytes SubBytes S[12] S[8] S[12] S[1] **Identical Part** Different Part S[7] Completely Different Part


Fig 8. Overview of FACE-LIGHT


MixCoulmns




















Look Up Table Structure

• Size of LUT: 4KB

업데이트 필요 없음






Fig 9. FACE-LIGHT Look Up Table

Extended FACE



- Subbytes
- AddRoundKey



Evaluation (Calculating Speed)

- 표준 AES보다 약 22% 성능 향상을 보임
- 추가적인 LUT 업데이트 시간 소요가 없음

Unit: Clock Cycles

Security Level	Dinu et al. [2]	Otte et al. [3]	FACE-Light (Our Work)	Ex-FACE (Our Work)
AES-128	2,835	2,507	2,218	1,967
AES-192	N/A	2,991	2,702	2,449
AES-256	N/A	3,473	3,184	2,931

Table 1. Comparison of calculating speed

Evaluation (vs FACE)

- FACE-LIGHT **8bits Microcontroller**에 최적화 됨
- LUT 업데이트가 없기 때문에 Constant Timing 유지
- 8bits 저전력 프로세서부터 제약없이 사용 가능

	FACE	FACE-LIGHT (Our Work)
Table Update	О	X
Constant Timing	Not Support	Support
Target Processor	32-bits or above	8-bits or above
Expandable Round	Round 2	Round 3

Table 2. Comparison with original FACE

Evaluation (Side Channel Attack Resistance)

• **파형 분석 공격**(CPA, DPA)에 대한 **저항성**을 지님




Fig 10. Graph of Power Analysis

Evaluation (vs LEA)

- ARX 연산을 사용하는 LEA에 비해 매우 빠른 마스킹 속도
- 기존의 Masked AES 연구 결과에 비해 성능 향상
 - FACE-LIGHT, 소프트웨어 최적화

Unit: Clock Cycles

LEA-128 [4]	Masked LEA-128 [5]	Masked AES-128 (Previous Work) [6]	Masked FACE-128 (Our Work)
2,688	36,589	25,970	6,219

Table 3. Comparison with LEA and Previous Work

Conclusion

FACE-LIGHT

Contribution

- 저전력 프로세스 상에서 AES-CTR의 효과적인 최적화
 - Clock Cycles 최적화
- FACE에 비해 더 많은 Round 확장 가능
- Constant Timing을 통한 공격 지점 예측의 어려움
- 전력 분석 대응을 위한 Masking 적용
- AES의 경량화

04

Future Work

- 다양한 플랫폼 상에서의 최적화
 - 16bits MSP ... ETC
- 다양한 국산 암호 제안 기법 적용
 - 사전 테이블 연산
 - 부채널 분석 내성
 - 소프트웨어 최적화



Fig 11. MSP430FR2433 LaunchPad kit

• 국제 저널 투고 시 SIMON/SPECK 등의 경량 암호와 비교

THANK YOU

Code (Header)

```
#ifndef AES_TYPES_H_
#define AES TYPES H
#include <stdint.h>
typedef struct{
   uint8 t ks[16];
} aes_roundkey_t;
typedef struct{
    aes_roundkey_t key[10+1];
} aes128 ctx t;
typedef struct{
    aes_roundkey_t key[12+1];
} aes192 ctx t;
typedef struct{
    aes_roundkey_t key[14+1];
} aes256 ctx t;
typedef struct{
    aes_roundkey_t key[1]; /* just to avoid the warning */
} aes genctx t;
#endif
```

Code (Macro)

```
MACRO SECTION
.macro push_ p1:req, p2:vararg
   push \p1
.ifnb \p2
   push_ \p2
.endif
endm
.macro pop_ p1:req, p2:vararg
   pop \p1
.ifnb \p2
   pop_\p2
endif
endm
.macro push_range from:req, to:req
   push \from
      \to-\from
   push range "(\from+1)",\to
endif
.endm
.macro pop_range from:req, to:req
   pop \to
.if \to-\from
   pop_range \from, "(\to-1)"
.endif
endm
```

Code (Main)

```
u8 MaskingSBOX[256] = {0,};
const u8 SBOX[256] = {
     0x63, 0x7c, 0x77, 0x7b, 0xf2, 0x6b, 0x6f, 0xc5, 0x30, 0x01, 0x67, 0x2b, 0xfe, 0xd7, 0xab, 0x76,
     0xca, 0x82, 0xc9, 0x7d, 0xfa, 0x59, 0x47, 0xf0, 0xad, 0xd4, 0xa2, 0xaf, 0x9c, 0xa4, 0x72, 0xc0,
     0xb7, 0xfd, 0x93, 0x26, 0x36, 0x3f, 0xf7, 0xcc, 0x34, 0xa5, 0xe5, 0xf1, 0x71, 0xd8, 0x31, 0x15,
     0x04, 0xc7, 0x23, 0xc3, 0x18, 0x96, 0x05, 0x9a, 0x07, 0x12, 0x80, 0xe2, 0xeb, 0x27, 0xb2, 0x75,
     0x09, 0x83, 0x2c, 0x1a, 0x1b, 0x6e, 0x5a, 0xa0, 0x52, 0x3b, 0xd6, 0xb3, 0x29, 0xe3, 0x2f, 0x84
     0x53, 0xd1, 0x00, 0xed, 0x20, 0xfc, 0xb1, 0x5b, 0x6a, 0xcb, 0xbe, 0x39, 0x4a, 0x4c, 0x58, 0xcf,
     0xd0, 0xef, 0xaa, 0xfb, 0x43, 0x4d, 0x33, 0x85, 0x45, 0xf9, 0x02, 0x7f, 0x50, 0x3c, 0x9f, 0xa8,
     0x51, 0xa3, 0x40, 0x8f, 0x92, 0x9d, 0x38, 0xf5, 0xbc, 0xb6, 0xda, 0x21, 0x10, 0xff, 0xf3, 0xd2,
     0xcd, 0x0c, 0x13, 0xec, 0x5f, 0x97, 0x44, 0x17, 0xc4, 0xa7, 0x7e, 0x3d, 0x64, 0x5d, 0x19, 0x73,
     0x60, 0x81, 0x4f, 0xdc, 0x22, 0x2a, 0x90, 0x88, 0x46, 0xee, 0xb8, 0x14, 0xde, 0x5e, 0x0b, 0xdb,
     0xe0, 0x32, 0x3a, 0x0a, 0x49, 0x06, 0x24, 0x5c, 0xc2, 0xd3, 0xac, 0x62, 0x91, 0x95, 0xe4, 0x79,
     0xe7, 0xc8, 0x37, 0x6d, 0x8d, 0xd5, 0x4e, 0xa9, 0x6c, 0x56, 0xf4, 0xea, 0x65, 0x7a, 0xae, 0x08,
     0xba, 0x78, 0x25, 0x2e, 0x1c, 0xa6, 0xb4, 0xc6, 0xe8, 0xdd, 0x74, 0x1f, 0x4b, 0xbd, 0x8b, 0x8a,
     0x70, 0x3e, 0xb5, 0x66, 0x48, 0x03, 0xf6, 0x0e, 0x61, 0x35, 0x57, 0xb9, 0x86, 0xc1, 0x1d, 0x9e,
     0xe1, 0xf8, 0x98, 0x11, 0x69, 0xd9, 0x8e, 0x94, 0x9b, 0x1e, 0x87, 0xe9, 0xce, 0x55, 0x28, 0xdf,
     0x8c, 0xa1, 0x89, 0x0d, 0xbf, 0xe6, 0x42, 0x68, 0x41, 0x99, 0x2d, 0x0f, 0xb0, 0x54, 0xbb, 0x16 };
 #define MaskingPlainText for(int i = 0; i < 16; i++)\
                                    IV[i] ^= mask[(i%4)+6];
 void aes128 init(const void *key, aes128 ctx t *ctx);
void aes128 enc(void *buffer, aes128_ctx_t *ctx, void* mask);
 void aes192 init(const void *key, aes192 ctx t *ctx);
 void aes192 enc(void *buffer, aes192 ctx t *ctx, void *mask);
 void aes256 init(const void *key, aes256 ctx t *ctx);
 void aes256 enc(void *buffer, aes256 ctx t *ctx, void *mask);
 void make_mask(void *mask, aes128_ctx_t *ctx, u8 round ,void *IV);
```

```
int main(void)
    u8 key[16] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15};
    aes256 ctx t aes test;
    aes256_init(key, &aes_test);
    int round = 14:
    while (1)
        u8 IV[16] = \{0,\};
        u8 buffer[16] = \{0, \};
        u8 \text{ mask}[10] = \{0x10, 0x20, 0x30, 0x40, 0x50, 0x60, 0x00, \};
        make mask(mask, &aes test, round, IV);
        aes256 enc(IV,&aes test, mask);
```

Code (Table)

```
.balign 16
.global cachetable1
cachetable1:
.byte 0xdc, 0xa3, 0xda, 0x65, 0x3f, 0xd4, 0x62, 0xae, 0x6d, 0xd4, 0xfb, 0x58, 0xd2, 0x6f, 0xaf, 0x45
.balign 4096
.global cachetable2
cachetable2:
.byte 0xca, 0x65, 0x65, 0xaf, 0x6c, 0x6c, 0xb4, 0xd8, 0x34, 0x5c, 0x68, 0x34, 0xd5, 0x6f, 0xba, 0xba
byte 0xc5, 0xef, 0xef, 0x2a, 0xd4, 0xd4, 0x67, 0xb3, 0x20, 0x60, 0x40, 0x20, 0xf7, 0x53, 0xa4, 0xa4
.byte 0x53, 0xa4, 0xa4, 0xf7, 0xf8, 0xf8, 0x13, 0xeb, 0x70, 0x90, 0xe0, 0x70, 0x2a, 0xc5, 0xef, 0xef
.byte 0x30, 0x18, 0x18, 0x28, 0x6d, 0x6d, 0xb7, 0xda, 0x62, 0xa6, 0xc4, 0x62, 0xf6, 0xa4, 0x52, 0x52
.byte 0xeb, 0xf8, 0xf8, 0x13, 0x77, 0x77, 0x99, 0xee, 0x8a, 0x85, 0xf, 0x8a, 0xe2, 0xbc, 0x5e, 0x5e
.byte 0x31, 0x95, 0x95, 0xa4, 0xb8, 0xb8, 0xd3, 0x6b, 0xaf, 0xea, 0x45, 0xaf, 0x42, 0x7c, 0x3e, 0x3e
.byte 0x3e, 0x1f, 0x1f, 0x21, 0xb1, 0xb1, 0xc8, 0x79, 0xc8, 0x43, 0x8b, 0xc8, 0xe0, 0x49, 0xa9, 0xa9
.byte 0x5a, 0x2d, 0x2d, 0x77, 0x18, 0x18, 0x28, 0x30, 0x98, 0xb3, 0x2b, 0x98, 0xcc, 0x88, 0x44, 0x44
.byte 0xec, 0x76, 0x76, 0x9a, 0xa6, 0xa6, 0xf1, 0x57, 0x8e, 0x89, 0x7, 0x8e, 0x8a, 0x5, 0x8f, 0x8f
.byte 0xc, 0x6, 0x6, 0xa, 0x7e, 0x7e, 0x82, 0xfc, 0x7b, 0x8d, 0xf6, 0x7b, 0x5f, 0x6a, 0x35, 0x35
.byte 0x64, 0x32, 0x32, 0x56, 0x13, 0x13, 0x35, 0x26, 0x76, 0x9a, 0xec, 0x76, 0x58, 0x99, 0xc1, 0xc1
.byte 0xe, 0x7, 0x7, 0x9, 0x62, 0x62, 0xa6, 0xc4, 0x8, 0x18, 0x10, 0x8, 0x2d, 0x36, 0x1b, 0x1b
.byte 0x8b, 0xc8, 0xc8, 0x43, 0x3a, 0x3a, 0x4e, 0x74, 0x75, 0x9f, 0xea, 0x75, 0xdc, 0x61, 0xbd, 0xbd
.byte 0xf4, 0x7a, 0x7a, 0x8e, 0xf4, 0xf4, 0x7, 0xf3, 0xf1, 0x8, 0xf9, 0xf1, 0x88, 0xf0, 0x78, 0x78
.byte 0x9c, 0x4e, 0x4e, 0xd2, 0x91, 0x91, 0xa8, 0x39, 0x5, 0xf, 0xa, 0x5, 0x9c, 0xe8, 0x74, 0x74
.byte 0xbd, 0xd3, 0xd3, 0x6e, 0x4f, 0x4f, 0xd1, 0x9e, 0xf0, 0xb, 0xfb, 0xf0, 0x5, 0x6, 0x3, 0x3
.byte 0xce, 0x67, 0x67, 0xa9, 0x8a, 0x8a, 0x85, 0xf, 0x1e, 0x22, 0x3c, 0x1e, 0x48, 0x70, 0x38, 0x38
.byte 0xd8, 0x6c, 0x6c, 0xb4, 0xe7, 0xe7, 0x32, 0xd5, 0x36, 0x5a, 0x6c, 0x36, 0x24, 0x38, 0x1c, 0x1c
```

Code (Masking)

```
#include "avr-asm-macros.S"
 T0 = 18
 T1 = 19
T2 = 20
T3 = 21
T4 = 22
T5 = 23
VAL0 = 24
VAL1 = 25
VAL2 = 26
\times REDUCER = 27
    mask = r24:25
             = r22:23
             = r20:21
    round
    plainText= r18:19
.global make_mask
make mask:
    push r28
    push r29
    push_range 20, 23
    push r18
    push r19
    push r24
    push r25
    movw r30, r24
```

```
1d T0, Z
    1dd T1, Z+1
    1dd T2, Z+2
   1dd T3, Z+3
   1dd T4, Z+4
   1dd T5, Z+5
   mov r28, T2
   mov r29, TB
   mov r30, T4
   mov r31, T5
   /*Mix*/
   mov r0, T4
   eor r0, T5
   mov VAL2, r0
   mov VALØ, T2
   eor T2, T3
   eor r0, T2
   1s1 T2
   brcc 3f
   eor T2, xREDUCER
3: eor T2, r0
   eor T2, VAL0
   mov VAL1, T3
   eor VAL1, T4
   1s1 VAL1
   brcc 3f
   eor VAL1, xREDUCER
3: eor VAL1, r0
    eor T3, VAL1
```

```
1s1 VAL2
    brcc 3f
    eor VAL2, xREDUCER
3: eor VAL2, r0
    eor T4, VAL2
    eor VAL0, T5
    1s1 VAL0
    brcc 3f
    eor VALØ, xREDUCER
3: eor VAL0, r0
    eor T5, VAL0
    eor r28, T1
    eor r29, T1
    eor r30, T1
    eor r31, T1
   mov VAL0, r30
   mov VAL1, r31
    pop r31
    pop r30
    std Z+2, r28
    std Z+3, r29
    std Z+4, VAL0
    std Z+5, VAL1
    std Z+6, T2
    std Z+7, T3
    std Z+8, T4
    std Z+9, T5
    clr r0
```

Code (Masking)

```
ldi r31, hi8(MaskingSBOX)
    ldi r29, hi8(SBOX)
    ldi xREDUCER, 0x1b
1:
    mov r28, r0
   ld r26, Y
   eor r26, T1 // r26 = SBOX[i] ^ mask[1]
   mov r30, r0
    eor r30, T0
   st Z, r26
2:
    inc r0
   brne 1b
MASK1 = 19
MASK6 = 20
MASK7 = 21
MASK8 = 22
MASK9 = 23
HI = 26
    pop r31
   pop r30
   ldi HI, 0x4
    1d r0, Z
    eor r0, MASK6
    st Z+, r0
```

```
1d r0, Z
eor r0, MASK7
st Z+, r0
1d r0, Z
eor r0, MASK8
st Z+, r0
1d r0, Z
eor r0, MASK9
st Z+, r0
dec HI
brne 1b
pop r31
pop r30 // ks
pop r26 // round
pop r26
1s1 r26
1s1 r26
eor MASK6, r18
eor MASK7, r18
eor MASK8, r18
eor MASK9, r18
```

```
1:
   1d r0, Z
   eor r0, MASK6
   st Z+, r0
   1d r0, Z
   eor r0, MASK7
   st Z+, r0
   1d r0, Z
   eor r0, MASK8
   st Z+, r0
   1d r0, Z
   eor r0, MASK9
   st Z+, r0
   dec HI
   brne 1b
2:
   ldi HI, 0x10
3:
   1d r0, Z
   eor r0, MASK1
   st Z+, r0
   dec HI
   brne 3b
```

Code (Keyschedule)

```
#include "avr-asm-macros.S"
.global aes256 init
aes256 init:
   movw r20, r22
   ldi r23, hi8(256)
   ldi r22, lo8(256)
   rjmp aes_init
.global aes192 init
aes192 init:
   movw r20, r22
   ldi r23, hi8(192)
   ldi r22, lo8(192)
   rjmp aes init
.global aes128 init
aes128 init:
   movw r20, r22
   clr r23
   ldi r22, 128
```

```
SBOX SAVE0 = 14
SBOX SAVE1 = 15
XRC = 17
NK = 22
C1 = 18
NEXT NK = 19
HI = 23
T0 = 20
T1 = 21
T2 = 24
T3 = 25
 * param key:
                   r24:r25
 * param keysize b: r22:r23
 * param ctx:
                 r20:r21
.global aes init
aes init:
    push range 14, 17
    push r28
    push r29
    movw r30, r20
    movw r28, r20
    movw r26, r24
    1sr r23
    ror r22
    1sr r22
    lsr r22 /* r22 contains keysize_b/8 */
    mov C1, r22
```

```
1: /* copy key to ctx */
    ld r0, X+
    st Z+, r0
    dec C1
    brne 1b
    1sr NK
    1sr NK
    bst NK,3 /* set T if NK==8 */
    mov NEXT NK, NK
    mov HI, NK
    subi HI, -7
    lsl HI
    lsl HI
    movw r26, r30
    sbiw r26, 4
    mov C1, NK
   ldi r31, hi8(SBOX)
    movw SBOX SAVE0, r30
    ldi XRC, 1
1:
    1d T0, X+
    ld T1, X+
   1d T2, X+
    1d T3, X+
    cp NEXT_NK, C1
    breg 2f
    brtc 5f
    mov r16, C1
    andi r16, 0x07
    cpi r16, 0x04
    brne 5f
```

Code (Keyschedule)

```
movw r30, SBOX_SAVE0
    mov r30, T0
    1d T0, Z
    mov r30, T1
    1d T1, Z
    mov r30, T2
    1d T2, Z
    mov r30, T3
    1d T3, Z
    rjmp 5f
2:
    add NEXT_NK, NK
    movw r30, SBOX SAVE0
    mov r30, T0
    ld r16, Z
    mov r30, T1
    1d T0, Z
    mov r30, T2
    1d T1, Z
    mov r30, T3
    1d T2, Z
    mov T3, r16
    eor T0, XRC
    1s1 XRC
    brcc 3f
```

```
ldi XRC, 0x1b
3:
5:
    movw r30, r26
    1d r0, Y+
    eor r0, T0
    st Z+, r0
    1d r0, Y+
    eor r0 ,T1
    st Z+, r0
    ld r0, Y+
    eor r0, T2
    st Z+, r0
    ld r0, Y+
    eor r0, T3
    st Z+, r0
    inc C1
    cp C1, HI
    breq 6f
    rjmp 1b
6:
    clt
    pop r29
    pop r28
    pop_range 14, 17
    ret
```

Code (Encryption)

```
#include "avr-asm-macros.S"
* param a: r24
* param b: r22
* param reducer: r0
A = 28
B = 29
P = 0
\timesREDUCER = 25
.global aes256 enc
aes256 enc:
   ldi r18, 12
   rjmp aes encrypt core
.global aes192 enc
aes192_enc:
   ldi r18, 10
   rjmp aes_encrypt_core
.global aes128 enc
aes128 enc:
    ldi r18, 8
```

```
MASK0 = 1
MASK1 = 2
MASK2 = 3
MASK3 = 4
T0= 5
T1 = 6
T2 = 7
ST00 = 8
ST01 = 9
ST02 = 10
ST03 = 11
ST10 = 12
ST11 = 13
ST12 = 14
ST13 = 15
ST20 = 16
ST21 = 17
ST22 = 18
ST23 = 19
ST30 = 20
ST31 = 21
ST32 = 22
ST33 = 23
CTR = 24
```

```
* param state: r24:r25
 * param ks:
                 r22:r23
* mask: r20:r21
.global aes_encrypt_core
aes_encrypt_core:
    push range 2, 17
    push r28
   push r29
   push r24
   push r25
    movw r26, r22
   mov CTR, r18 // round
    adiw r26, 0x30
   ldi xREDUCER, 0x1b /* load reducer */
   movw r28, r20
   1d MASK0, Y
   ldi r31, hi8(cachetable3)
   ldi r30, lo8(cachetable3)
    .irp row, 0, 1, 2, 3
        .irp col, 0, 1, 2, 3
            lpm ST\row\col, Z+
            eor ST\row\col, MASK0
        .endr
    .endr
```

Code (Encryption)

```
1dd MASKØ, Y+2
    1dd MASK1, Y+3
    1dd MASK2, Y+4
    1dd MASK3, Y+5
    ldi r31, hi8(cachetable1)
    ldi r30, lo8(cachetable1)
    .irp row, 0, 1, 2, 3
        .irp col, 0, 1, 2, 3
            1pm T0, Z+
            eor ST\row\col, T0
        .endr
    .endr
    ldi r31, hi8(MaskingSBOX)
    brtc 2f
    /* key whitening */
1:
    .irp row, 0, 1, 2, 3
        .irp col, 0, 1, 2, 3
            1d r0, X+
            eor ST\row\col, r0
        .endr
    .endr
2:
    brtc 2f
exit:
    pop r31
    pop r30
```

```
.irp row, 0, 1, 2, 3
        .irp col, 0, 1, 2, 3
            st Z+, ST\row\col
        .endr
    .endr
   pop r29
   pop r28
   pop_range 2, 17
   clr r1
    ret
2: dec CTR
    brne 3f
    set
3:
    /* encryption loop */
   /* SBOX substitution and shifting */
   mov r30, ST00
   1d ST00, Z
   mov r30, ST10
   1d ST10, Z
    mov r30, ST20
   1d ST20, Z
    mov r30, ST30
    1d ST30, Z
    mov r30, ST01
    1d T0, Z
    mov r30, ST11
    1d ST01, Z
    mov r30, ST21
    1d ST11, Z
```

```
mov r30, ST31
1d ST21, Z
mov ST31, T0
mov r30, ST02
1d T0, Z
mov r30, ST12
1d T1, Z
mov r30, ST22
1d ST02, Z
mov r30, ST32
1d ST12, Z
mov ST22, T0
mov ST32, T1
mov r30, ST03
1d T0, Z
mov r30, ST33
1d ST03, Z
mov r30, ST23
1d ST33, Z
mov r30, ST13
1d ST23, Z
mov ST13, T0
brtc 2f
rjmp 1b
```

Code (Encryption)

```
/* mix */
   eor ST00, MASK0
   eor ST01, MASK1
  eor ST02, MASK2
   eor ST03, MASK3
   eor ST10, MASK0
   eor ST11, MASK1
   eor ST12, MASK2
   eor ST13, MASK3
   eor ST20, MASK0
   eor ST21, MASK1
   eor ST22, MASK2
   eor ST23, MASK3
   eor ST30, MASK0
   eor ST31, MASK1
   eor ST32, MASK2
   eor ST33, MASK3
.irp row, 0, 1, 2, 3
   mov r0, ST\row\()2
   eor r0, ST\row\()3
  mov T2, r0
   mov T0, ST\row\()0
   eor ST\row\()0, ST\row\()1
   eor r0, ST\row\()0
   1s1 ST\row\()0
   brcc 3f
```

```
eor ST\row\()0, xREDUCER
3: eor ST\row\()0, r0
    eor ST\row\()0, T0
    mov T1, ST\row\()1
    eor T1, ST\row\()2
    1s1 T1
    brcc 3f
    eor T1, xREDUCER
3: eor T1, r0
    eor ST\row\()1, T1
    1s1 T2
    brcc 3f
    eor T2, xREDUCER
3: eor T2, r0
    eor ST\row\()2, T2
    eor T0, ST\row\()3
    1s1 T0
    brcc 3f
    eor T0, xREDUCER
3: eor T0, r0
    eor ST\row\()3, T0
.endr
    /* mixcolums done */
    /* add key*/
    rjmp 1b
```

- [1] C. Herbst, E. Oswald, and S. Mangard, "An aes smart card implementation resistant to power analysis attacks," in International conference on applied cryptography and network security, pp. 239–252, Springer, 2006.
- [2] D. Dinu, A. Biryukov, J. Großsch "adl, D. Khovratovich, Y. Le Corre, and L. Perrin,"FELICS–fair evaluation of lightweight cryptographic systems," inNIST Workshopon Lightweight Cryptography, vol. 128, 2015.
- [3] D. Otteet al., "AVR-crypto-lib," Online: http://www. das-labor. org/wiki/AVR-Crypto-Lib/en, 2009.
- [4] H. Seo, I. Jeong, J. Lee, and W. Kim, "Compact implementations of ARX-based block ciphers on IoT processors," ACM TECS, 2018.
- [5] E. Park, S. Oh, and J. Ha, "Masking-based block cipher LEA resistant to side channel attacks," KIISC, 2017.
- [6] K. H. Kim, H. J. Seo, "Implementation of Optimized 1st-Order Masking AES Algorithm Against Side-Channel-analysis," KIPS, 2019.