

VERILOG,

HDL : hardware description lang

VHDL

written as a descriptive lang.

behaviour of essential system
to be verified advance of
the synthesis tools
translation.

-wordy
-easy to understand

Verilog

written as hardware modelling language.

similar to C;

lower level
of programming
construct.

succinct
less code to write

Verilog:

4 levels of Abstraction:

(basically depending upon the purpose of designing internals
can be designed at 4 different levels).

→ Behavioral level: Just focusing on the input & output
(procedural statements) (str don't care):

Always @: happen reevo
Initial @: once done.

→ Dataflow level :

ASSIGN Keyword


→ Gate level
structures are VVIM;

Predefined gates in Verilog

→ Switch level
Help of transistors:
Coding @ transistor levels:
input [3:0] a;

Learn TTL

Nets:



same when
multiple drivers
are driving
them.
insert and/or
gates at the
junction. (Multiple
types)

Default z

Why integration:

- 1) More processing (ASR, ALU, BUS, DMA)
- 2) Lesser power consumption (G decreases)
- 3) Low cost (Lesser area)
- 4) Reliability (Same fabrication)
- 5) Portability (Smaller footprint)

Registers:

1) Reg : Default x (don't care).
behavioural me
assign like
reg is used.

2) Int : 32 bit integers

3) Real : Read no
when typecasting
 \hookrightarrow Roundoff.

4) Time : Use current
simulation time.

beh : always@

dataflow : assign


gate :

switch :



Verilog Course:

- 1) Intro
- 2) Verilog Basics
- 3) Combinational Logic
- 4) Sequential Logic
- 5) Fundamental Circuits
- 6) Static Timing Analyzers
- 7) Good / Bad HDL Analyzers
- 8) FPGA Implementation.

CMOS: Complimentary Metal Oxide Semiconductor.




So Gate Voltage acts as a switch.




Oxide: It is present to give an indirect effect of the gate voltage.

V_{DD} : Gate Voltage :



NAND:



CMOS:

- Low power
- Fully restored logic levels.
- On & off times (similar biasing times).
- High integration
- High performance.

why integration?

- 1) More processing
- 2) Less area
- 3) Higher speed
- 4) Low power
- 5) Portability
- 6) Reliability.

Minimum feature size.

→ technology:

→ the distance between S & D.

VLSI

Analog VLSI

(behaviour analysis)

of oscillators.
→ ADC's, DAC's

↓
Analog to Digital
converter.

Digital VLSI

A2U:

Arithmetic
Logic
Unit.

EPA tool
design.

ASIC: Application Specific Integrated Circuits.

Design & specifications: Getting

Architecturing

RTL → Jobs

Verification

Synthesis

DFT: Design for testability. → Jobs.

Timing analysis.

Floor planning

Placement

Routing (DRC: Design Rules)

Formal Verification: Checking functionality.

Power Estimation: Switching cause large power consmp³.

Fabrication: Lithography

Packaging

ALU: Arithmetic Logic Unit

RTL: Register transfer level

} → Jobs:

} → Jobs:

} → Jobs:

Design Spec: → func., power, speed, size, input, constraints, etc.
→ logic placement.


Architecturing: → IP's; master & slave processor, memory, DSP, RF, DAC, ADC;
Planning own peripherals
clocks number ??

BUS ARCHITECTURE

RTL Coding: We can write in C also and use HLS: high level encoder.

Verification: Writing testbenches, simulations. (Modelsim)

Synthesis: Code to hardware:




Leonardo spectral

Design for testability

DFT insertion (Design phase) — add circuits to check for

Test applic. (after manuf.)

Observability:
Controllability



check for logic.

Timing Analysis

Setup time
Hold time

Max delay: critical path.

CLOCK TREE NTHD

Floor Planning, Placement & Routing: Just basic stuff.

Design


1) Dataflow:

- Boolean
- Comb logic
- Circuits
- Muxes
- $\boxed{\text{ASSIGN}}$

2) Behavioral

- Circuit/Bool exp hot known
- All seqn elements
watches | FlipFlops


3) Str:



Used to integrate blocks.

While naming module (outputs first, then inputs)

Half Adder: Dataflow:



both are concurrent in nature
all are calculated at the same time.

Half Adder : Behavioral


```

    module HA_bh(s,c,a,b);
        input a,b;
        output reg s,c;
        always @ (a,b) begin
            s = a ^ b;
            c = a & b;
        end
    endmodule
  
```

sensitivity list; only executes when a,b changes
one block

reg: helps hold value;
apart from reg; default is wire;

Half Adder : Structural




```

    module HA_st(s,c,a,b);
        input a,b;
        output s,c;
        primitives
        xor x01(s,a,b);
        and and1(c,a,b);
        my copies instances;
    endmodule
  
```

Verilog is case Sensitive.

Synthesis will be the same;

Structural: FA;



$$S = a \oplus b \oplus C_{in}$$

$$C_{out} = a \cdot b + b \cdot C_{in} + C_{in} \cdot b.$$

st:


module FA_st (S, Cout, a, b, Cin)

```

    inputs a, b, Cin;
    outputs S, Cout;
    wires S1, S2, S3, C1, C2, C3;
    xor xor1 (S1, a, b);
    xor xor2 (S, S1, Cin);
    and and1 (C1, a, b);
    and and2 (C2, a, Cin);
    and and3 (C3, b, Cin);
    or or1 (Cout, C1, C2, C3);
  
```

endmodule.

when not a lot of
names



HA_df (S, C, a, b).

module FA_st3 (ss, cc, aa, bb, cin)

inp aa, bb, cin)

out ss, cc;

wire N1, N2, N3;

HA_d1 HA_df1 (.S(N1), .C(N2), .a(aa), .b(bb));

HA_d2 HA_df2 (.S(ss), .C(N2), .a(aa), .b(bb));

or or (CC, N2, N3);

endmodule.

When lot of names to be
connected :

endmodule

bh:

module FA_bh (S, Cout, a, b, Cin)

```

    input a, b, Cin;
    output reg S, Cout;
    always @ (a, b, Cin);
    begin
      S = a ^ b ^ Cin;
      Cout = a & b | a & Cin | b & Cin;
    end
  
```

endmodule.

Testbench:

→ time

module FA (a, b, Cin, S, Cout)

input a, b, Cin;

output S, Cout;

assign S = a ^ b ^ Cin;

assign Cout = a & b | a & Cin | b & Cin;

endmodule: