

VERILOG 

# HDL: hardware description lang

## VHDL

written as a descriptive lang.

behaviour of essential system to be verified advance of the synthesis tools translation.

- wordy  
- easy to understand

## Verilog

written as hardware modelling language.  
similar to C;

lower level of programming construct.

succinct  
less code to write

## Verilog:

### 4 levels of Abstraction:

(basically depending upon the purpose of designing internals Can be designed at 4 different levels).

→ Behavioral level: Just focusing on the input & output: (procedural statements) (str don't care):

Always @: happen reverts  
Initial @: once done.

→ Dataflow level:

ASSIGN Keyword

→ Gate level

structures are VVIM;

Predefined gates in V. Log

→ Switch level

help of transistors:

Coding @ transistor levels:

input [3:0] a;

## Verilog datatype: → Vectors:

### Registers

any assigning will be of reg type  
used for data storage: (tank)

### Nets

must be continuously driven (pipe)

→ reg  
→ integer  
→ real  
→ time

### Nets:

wire  
wand  
wor  
tri  
supply0  
supply1.

same when multiple drivers are driving them.

insert and/or gates at the junction. (Multiple type)

Default z

Learn TTL

### Why integration:

- 1) More processing (DSP, ALU, BUS, DMA)
- 2) Lesser power consumption ( $C_d$  decreases)
- 3) Low cost (lesser area)
- 4) Reliability (same fabrication)
- 5) Portability (smaller footprint)

## Registers:

1) Reg : Default X (don't care).  
behavioural me  
assign ke liye  
reg is used.

2) Int : 32 bit integers

3) Real : Real no  
when typecasting  
↳ Roundoff.

4) Time : Use current  
simulation time.

beh : always@


dataflow : assign

gate :  
Switch:


# Verilog Course:

- 1) Intro
- 2) Verilog Basics
- 3) Combinational Logic
- 4) Sequential Logic
- 5) Fundamental Circuits
- 6) Static Timing Analysis
- 7) Good / Bad HDL Analysis
- 8) FPGA Implementation.

CMOS: Complimentary Metal Oxide Semiconductor.




So Gate Voltage acts as a switch.




Oxide: It is present to give an indirect effect of the gate Voltage.

$V_{DD}$ : Gate Voltage:

CMOS: NOT  
Complimentary



NAND:



## CMOS:

- Low power
- Fully restored logic levels.
- On & off times (similar biasing times).
- High integration
- High performance.

→ why integration?

- 1) More processing
- 2) Less area
- 3) Higher speed
- 4) Low power
- 5) Portability
- 6) Reliability.

Minimum feature size.

→ technology:

→ the distance between S & D.

## VLSI

Analog VLSI

(behaviour analysis)

of oscillators.

→ ASIC's, DAC's

↓  
Analog to Digital Converter.

Digital VLSI

EDA tool design.

ALU:

Arithmetic Logic Unit.

ALU: Arithmetic Logic Unit

RTL: Register transfer level

## ASIC:

Application Specific Integrated Circuits.

Design Specifications: Getting

Architecturing

RTL ——— Jobs

Verification

Synthesis

Same Team.

DFT: Design for testability. ——— Jobs.

Timing analysis.

Floor planning

Placement

Routing (DRC: Design Rules) } → Jobs.

Formal Verification: Checking functionality.

Power Estimation: Switching causes large power consumption.

Fabrication: Lithography

Packaging

Design specn: → func<sup>n</sup>; power; speed; size; input; costs; etc.  
→ logic placement.


Architecturing: → IP's; master & slave processor, memory, DSP; RF; DAC; ADC;  
Clocks number??  
Planning own peripherals

BUS ARCHITECTURE

RTL Coding: We can write in C also  
and use HVL: high level encoder.

Verification: Writing testbenches, simulations. (Model form)


Synthesis: Code to hardware:



Design for testability branches into:  
DFT insertion (Design phase) — add circuits to check for  
Test applic<sup>n</sup> (after manf.)

TESSENT

Observability:  
Controllability



Timing Analysis

→ setup time  
→ hold time

Max delay: Critical path.

CLOCK TREE METHOD



# Floor Planning, Placement & Routing: Just basic stuff.

## Design

1) Dataflow:

→ Boolean

→ comb logic

→ Circuits

→ Muxes

→ ASSIGN

2) Behavioral

→ Circuit/Bool  
exp not  
known ✓

→ All seqn  
elements  
latches/FlipFlops ✓


3) Str:



Used to  
integrate  
blocks. ✓

while naming module (outputs  
first, then inputs)

Half Adder: Dataflow:



module: output to input.

```
module HA_df(s,c,a,b);
```

```
input a,b;
```

```
output s,c;
```

```
assign s = a ^ b;
```

```
assign c = a & b;
```

```
endmodule
```

both  
are  
concurrent  
in nature  
all are  
calculated at  
the same  
time.

Half Adder: Behavioral

```
module HA_bh(s,c,a,b)
```

```
input a,b;
```

```
output reg s,c;
```

```
always @ (a,b)
```

```
begin
```

```
  s = a ^ b;
```

```
  c = a & b;
```

```
end
```

```
endmodule
```

reg: helps hold  
value.


apart from reg; default is  
wire.

sensitivity  
list;  
only executes  
when a,b changes

one block

helps to  
hold  
value.

Half Adder: Structural



```
module HA_st(s,c,a,b)
```

```
input a,b;
```

```
output s,c;
```


```
primitives { xor xor1(s,a,b);  
            and and1(c,a,b);  
            my copies instances;
```

```
endmodule
```

Verilog is case Sensitive.

Synthesis will be  
the same;

Structural : FA;



$$S = a \oplus b \oplus cin$$

$$C_{out} = a \cdot b + b \cdot cin + cin \cdot a$$

sf:

```
module FA_st (s, cout, a, b, cin)
    input a, b, cin;
    output s, cout;
    wire s1, c1, c2, c3;
    xor xor1 (s1, a, b);
    xor xor2 (s, s1, cin);
    and and1 (c1, a, b);
    and and2 (c2, a, cin);
    and and3 (c3, b, cin);
    or or1 (cout, c1, c2, c3);
endmodule
```

when not a lot of names

Testbench:


→ time

df:

```
module FA_df (s, cout, a, b, cin)
    input a, b, cin;
    output s, cout;
    assign s = a ^ b ^ cin;
    assign cout = a & b | (b & cin) | (cin & a);
endmodule
```

bh:

```
module FA_bh (s, cout, a, b, cin)
    input a, b, cin;
    output reg s, cout;
    always @(a, b, cin)
    begin
        *
        s = a ^ b ^ cin;
        cout = a & b | a & cin | b & cin;
    end
endmodule
```



$$HA\_df(s, c, a, b)$$

```
module FA_st3 (ss, cc, aa, bb, cin)
    inp aa, bb, cin;
    out ss, cc;
    wire N1, N2, N3;
    HA_df HA_df1 (.s(N1), .c(N2), .a(aa), .b(bb));
    HA_df HA_df2 (.s(ss), .c(N3), .a(N1), .b(cin));
    or or1 (cc, N2, N3);
endmodule
```

When lot of names to be connected :

```
module FA (a, b, cin, s, cout)
    input a, b, cin;
    output s, cout;
    assign s = a ^ b ^ cin;
    assign cout = a & b | b & cin | cin & a;
endmodule
```