
Memory access patterns

128 Btyes tansactions




32 Btyes tansactions


Characteristics of memory access

- Aligned memory accesses address is an even multiple of the cache granularity
- Coalesced memory accesses





32 threads in a warp access a continuous chunk of memory





X





Un cached memory reads

 Memory loads does not utilized L1 cache refer as un cache loads

 Uncashed memory servings are more fi ne-grained, and can lead to better bus utilization for misaligned or un-coalesced memory accesses

