




Memory access patterns


**128 Btyes
tansactio
ns**



**32 Btyes
tansactio
ns**

Characteristics of memory access

- **Aligned memory accesses**
**First address is an even multiple of the cache granularity**
- **Coalesced memory accesses**
**32 threads in a warp access a continuous chunk of memory**




ThreadId 0

x

3

1





ThreadId 0

x

3


1






Un cached memory reads

- Memory loads does not utilized L1 cache refer as un cache loads
- Uncashed memory servings are more fine-grained, and can lead to better bus utilization for misaligned or un-coalesced memory accesses





ThreadId 0

x

3

1