## WISC-S14 ISA

| Instruction       | Encoding                   | Sample Instruction           | Sample Encoding  | Sample Explanation                              | Other Comments   |
|-------------------|----------------------------|------------------------------|--|---|--|
| add               |                            | add R3, R2, R1               | 0×0321 == 0000 0011 0010 0001                                  | R3 <= R2 + R1                                   | Onto and the continue of the   |
| addz              | aaaa dddd ssss tttt        | addz R6, R5, R4              | $0 \times 1654 == 0001 \ 0110 \ 0101 \ 0100$                   | R6 <= R5 + R4 only if Z=1                       | Saturating arithmetic.   |
| sub               |                            | sub R9, R8, R7               | $0 \times 2987 == 0010 \ 1001 \ 1000 \ 0111$                   | R9 <= R8 – R7                                   | Updates the Z, V and N flag registers.   |
| and               |                            | and R12, R11, R10            | 0x3CBA == 0011 1100 1011 1010                                  | R12 <= R11 & R10                                | Updates the Z flag register.   |
| nor               |                            | nor R15, R14, R13            | 0x4FED == 0100 1111 1110 1101                                  | R15 <= ~(R14   R13)                             |  |
| noi               |                            | 1101 1(10, 1(14, 1(10        | 0X41 ED == 0100 1111 1110 1101                                 | (1114   1110)                                   |  |
| sll               | aaaa dddd ssss iiii        | sll R1, R0, 14               | 0×510E == 0101 0001 0000 1110                                  | R1 <= R0 << 14                                  | Unsigned 4-bit immediate in range [0, 15]  |
| srl               |                            | srl R3, R2, 1                | $0 \times 6321 == 0110 \ 0011 \ 0010 \ 0001$                   | R3 <= R2 >> 1                                   |  |
| sra               |                            | sra R5, R4, 3                | $0 \times 7543 == 0111 \ 0101 \ 0100 \ 0011$                   | R5 <= R4 >>> 3                                  | Updates the Z flag register.   |
| lw                |                            | lw R7, R6, 5                 | 0x8765 == 1000 0111 0110 0101                                  | R7 <= mem[R6 + 5]                               |  |
| sw                | aaaa tttt ssss oooo        | sw R15, R14, 13              | 0x9FED == 1001 1111 1110 1101                                  | mem[R14 + 13] <= R15                            | Signed 4-bit offset in two's complement  |
| SVV               |                            | SW 1015, 1014, 15            | 0X9FED 1001 1111 1110 1101                                     |   |  |
| lhb               | aaaa dddd iiii iiii        | lhb R13, 12                  | 0×AD0C == 1010 1101 0000 1100                                  | R13 <= {12, R13[7:0]}                           | Signed 8-bit immediate in two's complement   |
| Ilb               |                            | llb R12, 11                  | 0xBC0B == 1011 1100 0000 1011                                  | R12 <= sign-extend{11}                          |  |
|                   |                            |                              |  |   |  |
| b                 | aaaa ccco oooo oooo        | h non Johal                  | 0  | Dropph if 7–0                                   | Signed 9-bit offset in two's complement (? ???? ????)  |
| neq               |                            | b neq, label                 | 0xC??? == 1100 000? ???? ????                                  | Branch if Z=0 Branch if Z=1                     |  |
| eq                |                            | b eq, label                  | 0xC??? == 1100 001? ???? ????                                  |   | Branch target address = (Address of branch instruction + 1) + offset   |
| gt                |                            | b gt, label<br>b lt, label   | 0xC??? == 1100 010? ???? ????<br>0xC??? == 1100 011? ???? ???? | Branch if {Z,N}==2'b00 Branch if N=1            |  |
| II.               |                            |                              |  | Branch if N=0                                   |  |
| gte               |                            | b gte, label<br>b lte. label | 0xC??? == 1100 100? ???? ????<br>0xC??? == 1100 101? ???? ???? | Branch if N=1 or Z=1                            | Memory is word-addressed, PC holds word address, each instruction is 1 word, offset is specified as the number of instructions with respect to the instruction following the branch instruction. |
| ovfl              |                            | b ovfl, label                | 0xC??? == 1100 101? ???? ????                                  | Branch if V=1                                   |  |
| uncond            |                            | b uncond, label              | 0xC??? == 1100 110? ???? ????                                  | Branch unconditionally                          |  |
| diloona           |                            | b dilocita, label            | 0xC::: == 1100 111: :::: ::::                                  | Branen anochaiteriany                           |  |
|                   |                            |                              |  |   |  |
| jal               | aaaa oooo oooo oooo        | jal label                    |  | R15 <=  | Signed 12-bit offset in two's complement   |
|                   |                            |                              | 0xD??? == 1101 ???? ???? ????                                  | (Address of jal instruction + 1)                | (???? ????)  |
|                   |                            |                              |  | Jump to target address                          | Jump target address =  |
|                   |                            |                              |  |   | (Address of jal instruction + 1) + offset  |
| :                 | 0000 ## 0000               | :- D45                       | 0.5050 1110.0000.1111.0000                                     |   |  |
| Jr                | aaaa 0000 tttt 0000        | jr R15                       | 0×E0F0 == 1110 0000 1111 0000                                  | Jump to target address given by contents of R15 | Can be used to return from function calls (jal)  |
|                   |                            |                              |  | by contents of K13                              |  |
| hlt               | aaaa 0000 0000 0000        | hlt                          | 0xF000 == 1111 0000 0000 0000                                  | Halt the processor                              |  |
|                   |                            |                              |  |   | Completes execution of all instructions ahead of the halt instruction, freezes the PC at the address of the  |
|                   |                            |                              |  |   | instruction following the halt instruction and does not  |
|                   |                            |                              |  |   | execute any instruction(s) following the halt instruction.   |
|                   |                            |                              |  |   | <u>-</u>   |
| Other Notes       |                            |                              |  |   |  |
| 1. Flag registe   | ers are Z-zero, V-overflow | /. N-negative/sign.          |  | -   |  |
| 2. The overflow   | w flag denotes positive o  | verflow as well as negat     | ive underflow.   |   |  |
| 3. Register R0    | is hard-wired to 0x0000    | , cannot be written to.      |  |   |  |
| 4. jal instructio | on always stores the retui | rn address in register R1    | <ol><li>Do not write R15 inside function calls if</li></ol>    | you wish to return.                             |  |
| 5. All branches   | s should be statically pre | dicted not-taken and bra     | anches should be resolved in the execute s                     | tage.   |  |