

Dual-Supply, 2-Bit Voltage Translator / Isolator for

I²C Applications

General Description

The ET2102 is a high-performance configurable dual-voltage-supply translator for bi-directional voltage translation over a wide range of input and output voltages levels. The ET2102 also works in a push-pull environment.

It is intended for use as a voltage translator between I2C-Bus compliant masters and slaves. Internal $10K \Omega$ pull-up resistors are provided.


The device is designed so the A port tracks the V_{CCA} level and the B port tracks the V_{CCB} level. This allows for bi-directional A/B-port voltage translation between any two levels from 1.65V to 5.5V. V_{CCA} can equal V_{CCB} from 1.65V to 5.5V. Either V_{CC} can be powered-up first. Internal power-down control circuits place the device in 3-state if either V_{CC} is removed.

The two ports of the device have automatic direction-sense capability. Either port may sense an input signal and transfer it as an output signal to the other port.

Features

- Bi-Directional Interface between Any Two Levels:1.65V to 5.5V
- No Direction Control Needed
- Internal 10K Pull-Up Resistors
- System GPIO Resources Not Required when OE tied to V_{CCA}
- I²C-Bus Isolation
- A/B Port $V_{OL} = 175 \text{mV}$ (Typical), $V_{IL} = 150 \text{mV}$, $I_{OL} = 6 \text{mA}$
- Open-Drain Inputs / Outputs
- Works in Push Pull Environment
- Accommodates Standard-Mode and Fast-Mode I²C-Bus Devices
- Supports I²C Clock Stretching & Multi-Master
- Fully Configurable: Inputs and Outputs Track V_{CC}
- Non-Preferential Power-Up; Either V_{CC} Can Power-Up First
- Outputs Switch to 3-State if Either V_{CC} is at GND
- Tolerant Output Enable: 5V
- Packaged in 8-Terminal Leadless Ultrathin QFN (1.2mm x 1.4mm)
- ESD Protection Exceeds:
 - B Port: 8kV HBM ESD (vs. GND & vs. V_{CCB})
 - All Pins: 4kV HBM ESD (per JESD22-A114)
 - 2kV CDM (per JESD22-C101)

Pin Configuration



Pin Function

Pin No.	Symbol	Description	
1	V_{CCA}	A-Side Power Supply	
2,3	A0,A1	A-Side Inputs or 3-State Outputs	
4	GND	Ground	
5	OE	Output Enable port, Input	
6,7	B1,B0	B-Side Inputs or 3-State Outputs	
8	V_{CCB}	B-Side Power Supply	


Truth Table

Control	Outputs		
$OE^{(1)}$	o arpans		
LOW Logic Level	3-State		
HIGH Logic Level	Normal Operation		

Note

1. If the OE pin is driven LOW, the ET2102 is disabled and the A0, A1, B0, and B1 pins (including dynamic drivers) are forced into 3-state and all four $10K\Omega$ internal pull-up resisters are decoupled from their respective V_{CC} .

Block Diagram



Functional Description

Power-Up / Power-Down Sequencing

ET2102 is a bi-directional level shift. So translators offer an advantage in that either V_{CC} may be powered up first. This benefit derives from the chip design. When either V_{CC} is at 0V, outputs are in a high-impedance state. The control input (OE) is designed to track the V_{CCA} supply. A pull-down resistor tying OE to GND should be used to ensure that bus contention, excessive currents, or oscillations do not occur during power-up/-down. The size of the pull-down resistor is based upon the current-sinking capability of the device driving the OE pin. We recommended the power-up and power-down as below:

The recommended power-up sequence is:

- 1. Apply power to the first V_{CC} .
- 2. Apply power to the second V_{CC} .
- 3. Drive the OE input HIGH to enable the device.

The recommended power-down sequence is:

- 1. Drive OE input LOW to disable the device.
- 2. Remove power from either V_{CC}.
- 3. Remove power from the other V_{CC} .

Note:

4. Alternatively, the OE pin can be hardwired to V_{CCA} to save GPIO pins. If OE is hardwired to V_{CCA} , either V_{CC} can be powered up or down first.

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Para	meter	Min	Max	Unit	
$V_{\text{CCA}}, V_{\text{CCB}}$	Supply	Voltage	-0.5	7.0		
		A Port	-0.5	7.0	V	
$ m V_{IN}$	DC Input Voltage	B Port	-0.5	7.0	v	
		Control Input(OE)	-0.5	7.0		
		An Outputs 3-State	-0.5	7.0		
17	O-+ V-14(2)	Bn Outputs 3-State	-0.5	7.0	17	
V_{O}	Output Voltage ⁽²⁾	An Outputs Active	-0.5	$V_{CCA}+0.5V$	V	
		Bn Outputs Active	-0.5	V_{CCB} +0.5 V		
I_{IK}	DC Input Diode Current	At V _{IN} < 0V		-50		
т	DC Output Diode	At $V_O < 0V$	-50		A	
I_{OK}	Current	At $V_O > V_{CC}$		+50	mA	
I_{OH} / I_{OL}	DC Output Sou	rce/Sink Current	-50	+50		
I_{CC}	DC VCC or Ground C	Current per Supply Pin		±100		
P_{D}	Power Dissipation	At 400KHz		0.129	mW	
T_{STG}	Storage Temp	erature Range	-65	+150	$^{\circ}\!\mathbb{C}$	
		Human Body Model, B-Port Pins		8		
ESD	Electrostatic Discharge	Human Body Model, All Pins (JESD22-A114)		4	kV	
	Capability	Charged Device Mode, JESD22-C101		2		

Note:

2. I_O absolute maximum rating must be observed.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. We does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Pa	rameter	Min	Max	Unit	
V_{CCA}, V_{CCB}	Power St	apply Operating	1.65	5.5	V	
		A-Port	0	5.5		
$ m V_{IN}$	Input Voltage ⁽³⁾	B-Port	0	5.5	V	
		Control Input(OE)	0	V_{CCA}		
θ_{JA}	Thermal Resistance	8-Lead Ultrathin QFN		302	C°/W	
Tj	Junction temperature		~	+150	C°	
T _A	Free Air Ope	erating Temperature	-40	+85	C°	

Note:

3. All unused inputs and I/O pins must be held at V_{CCI} or GND. V_{CCI} is the V_{CC} associated with the input side.

Application Circuits




Figure 2. Application Circuit

^{*:} This electric circuit only supplies for reference.

Application Information

ET2102 has open-drain I/Os and includes a total of four 10K internal pull-up resistors (R_{PU}) on each of the four data I/O pins, as shown in Figure 2. If a pair of data I/O pins (An/Bn) is not used, both pins should disconnected, eliminating unwanted current flow through the internal RPUs. External RPUs can be added to the I/Os to reduce the total R_{PU} value, depending on the total bus capacitance. The designer is free to lower the total pull-up resistor value to meet the maximum I2C edge rate per the I2C specification (UM10204 rev. 03, June 19, 2007). For example, according to the I2C specification, the maximum edge rate (30% - 70%) during Fast Mode (400kbit/s) is 300ns. If the bus capacitance is approaching the maximum 400pF, a lower total R_{PU} value helps keep the rise time below 300ns (Fast Mode). Likewise, the I2C specification also specifies a minimum Serial Clock Line High Time of 600ns during Fast Mode (400KHz). Lowering the total RPU also helps increase the SCL High Time. If the bus capacitance approaches 400pF, it may make sense to use the ET2102, which does not contain internal R_{PU}. Then calculate the ideal external R_{PU} value.

Note:

5. Section 7.1 of the I2C specification provides an excellent guideline for pull-up resistor sizing.

Theory of Operation

ET2102 is designed for high-performance level shifting and buffer / repeating in an I2C application. Figure 1 shows that each bi-directional channel contains two series-N-gates and two dynamic drivers. This hybrid architecture is highly beneficial in an I2C application where auto-direction is a necessity.

For example, during the following three I2C protocol events:

- —Clock Stretching
- —Slave's ACK Bit (9th bit = 0) following a Master's Write Bit (8th bit = 0)
- -Clock Synchronization and Multi-Master Arbitration

The bus direction needs to change from master-to-slave to slave-to-master without the occurrence of an edge. If there is an I2C translator between the master and slave in these examples, the I2C translator must change direction when both A and B ports are LOW. The N-gates can accomplish this task very efficiently because, when both A and B ports are LOW, the N-gates act as a low-resistive short between the A and B ports.

Due to I2C's open-drain topology, I2C masters and slaves are not push/pull drivers. Logic LOWs are "pulled down" (Isink), while logic HIGHs are "let go" (3-state). For example, when the master lets go of SCL (SCL always comes from the master), the rise time of SCL is largely determined by the RC time constant, where R = R_{PU} and C = the bus capacitance. If the ET2102 is attached to the master [on the A port] and there is a slave on the B port, the N-gates act as a low-resistive short between both ports until either of the port's VCC/2 thresholds are reached. After the RC time constant has reached the VCC/2 threshold of either port, the port's edge detector triggers both dynamic drivers to drive their respective ports in the LOW-to-HIGH (LH) direction, accelerating the rising edge. Effectively, two distinct slew rates appear in rise time. The first slew rate (slower) is the RC time

constant of the bus. The second slew rate (much faster) is the dynamic driver accelerating the edge.

If both the A and B ports of the translator are HIGH, a high-impedance path exists between the A and B ports because both the N-gates are turned off. If a master or slave device decides to pull SCL or SDA LOW, that device's driver pulls down (Isink) SCL or SDA until the edge reaches the A or B port VCC/2 threshold. When either the A or B port threshold is reached, the port's edge detector triggers both dynamic drivers to drive their respective ports in the HIGH-to-LOW (HL) direction, accelerating the falling edge.

VOL vs. IOL

The I2C specification mandates a maximum V_{IL} (I_{OL} of 3mA) of $V_{CC} \, ^{\bullet} 0.3$ and a maximum V_{OL} of 0.4V. If there is a master on the A port of an I2C translator with a V_{CC} of 1.65V and a slave on the I2C translator B port with a V_{CC} of 3.3V, the maximum V_{IL} of the master is (1.65V x 0.3) 495mV. The slave could legally transmit a valid logic LOW of 0.4V to the master.

If the I2C translator's channel resistance is too high, the voltage drop across the translator could present a $V_{\rm IL}$ to the master greater than 495mV. To complicate matters, the I2C specification states that 6mA of $I_{\rm OL}$ is recommended for bus capacitances approaching 400pF. More $I_{\rm OL}$ increases the voltage drop across the I2C translator. The I2C application benefits when I2C translators exhibit low $V_{\rm OL}$ performance.

I2C Bus Isolation

The ET2102 supports I2C-Bus isolation for the following conditions:

- -Bus isolation if bus clear
- -Bus isolation if either V_{CC} goes to ground

Bus Clear

Because the I2C specification defines the minimum SCL frequency of DC, the SCL signal can be held LOW forever; however. This condition shuts down the I2C bus. The I2C specification refers to this condition as "Bus Clear." In Figure 3; if slave #2 holds down SCL forever, the master and slave #1 are not able to communicate because the ET2102 passes the SCL stuck-LOW condition from slave #2 to slave #1 and as the master. However, if the OE pin is pulled LOW (disabled), both ports (A and B) are 3-stated. This results in the ET2102 isolating slave #2 from the master and slave #1, allowing full communication between the master and slave #1.

VCC to GND

If slave #2 is a camera that is suddenly removed from the I2C bus, resulting in V_{CCB} transitioning from a valid V_{CC} (1.65V - 5.5V) to 0V; the ET2102 automatically forces SCL and SDA on both its A and B ports into 3-state. Once V_{CCB} has reached 0V, full I2C communication between the master and slave #1 remains undisturbed.




Figure 3. Bus Isolation

DC Electrical Characteristics

 $T_A = -40^{\circ} \text{ C to } +85^{\circ} \text{ C.}$

Symbol	Parameter		Conditions	V _{CCA(V)}	V _{CCB(V)}	Min	Тур	Max	Unit
	High Level	Ι	Data Inputs An	1.65-5.5	1.65-5.5	V _{CCA} -0.4			
V_{IHA}	Input Voltage A	C	ontrol Input OE	1.65-5.5	1.65-5.5	0.7 xV _{CCA}			V
V_{IHB}	High Level Input Voltage B	Ι	Oata Inputs Bn	1.65-5.5	1.65-5.5	V _{CCB} -0.4			V
	Low Level	Ι	Oata Inputs An	1.65-5.5	1.65-5.5			0.4	
V_{ILA}	Input Voltage A	C	ontrol Input OE	1.65-5.5	1.65-5.5			$0.3 \mathrm{xV_C}$	V
$ m V_{ILB}$	Low Level Input Voltage B	Data Inputs Bn		1.65-5.5	1.65-5.5			0.4	V
Vol	Low Level Output Vlotage		$V_{IL} = 0.15V$ $I_{OL} = 6mA$		1.65-5.5			0.4	V
I_L	Input Leakage Current	Control Input OE, $V_{IN} = V_{CCA}$ or GND		1.65-5.5	1.65-5.5			±1.0	uA
T	Power-Off	An	V _{IN} or V _O =0V to5.5V	0	5.5			±2.0	4
$I_{ m OFF}$	Leakage Current	Bn	$V_{\rm IN}$ or $V_{\rm O=}0V$ to 5.5 V	5.5	0			±2.0	uA

		An Bn	V _O =0V to 5.5V, OE=V _{IL}	5.5	5.5		±2.0	
I_{OZ}	3-State Output Leakage ⁽⁷⁾	An	V _O =0V to 5.5V, OE=Don't care	5.5	0		±2.0	uA
		Bn	V _O =0V to 5.5V, OE=Don't care	0	5.5		±2.0	
I _{CCA/B}	Quiescent Supply Current ^(8,9)	$V_{IN}=V_{CCI}$ or Floating, I_{O} $= 0$		1.65-5.5 0	1.65-5.5		5.0	uA
I _{CCZ}	Quiescent Supply Current ⁽⁸⁾	$V_{IN} = V_{CCI} \text{ or GND, } I_{O}$ $= 0,$ $OE = V_{IL}$		1.65-5.5	1.65-5.5		5.0	uA
	Quiescent	V _{IN} =	$V_{IN} = 5.5 \text{V or GND}, I_{O}$		1.65-5.5		-2.0	
I _{CCA}	Supply Current ⁽⁷⁾	= 0,OE = Don't Care, Bn to An		1.65-5.5	0		2.0	uA
	Quiescent	V _{IN} =	$V_{IN} = 5.5 V$ or GND, I_O		0		-2.0	
I_{CCB}	Supply Current ⁽⁷⁾	= 0,OE = Don't Care, An to Bn		0	1.65-5.5		2.0	uA
R _{PU}	Resistor Pull-up Value	VCC	VCCA & VCCB Sides		1.65-5.5	10		kΩ

Notes:

- 6. This table contains the output voltage for static conditions. Dynamic drive specifications are given in Dynamic Output Electrical Characteristics.
- 7. "Don't Care" indicates any valid logic level.
- 8. V_{CCI} is the V_{CC} associated with the input side.
- 9. Reflects current per supply, V_{CCA} or V_{CCB} .

Dynamic Output Electrical Characteristics

Output Rise / Fall Time(10)

Output load: $C_L = 50 pF$, $R_{PU} = NC$, push / pull driver, and $T_A = -40^{\circ}$ C to $+85^{\circ}$ C.

		V _{CCO} ⁽¹¹⁾					
Symbol	Parameter	4.5 to 5.5V	3.0 to 3.6V	2.3 to 2.7V	1.65 to 1.95V	Unit	
		Тур.	Тур.	Тур.	Тур.		
$t_{ m rise}$	Output Rise Time; A Port, B Port ⁽¹²⁾	3	4	5	7	ns	
t_{fall}	Output Fall Time; A Port, B Port ⁽¹³⁾	1	1	1	1	ns	

Notes:

- 10. Output rise and fall times guaranteed by design simulation and characterization; not production tested.
- 11. V_{CCO} is the V_{CC} associated with the output side.
- 12. See Figure 8.
- 13. See Figure 9.

Maximum Data Rate⁽¹⁴⁾

Output load: $C_L = 50 pF$, $R_{PU} = NC$, push / pull driver, and $T_A = -40^{\circ}$ C to $+85^{\circ}$ C.

VCCA	Direction	4.5V to 5.5V	3.0V to 3.6V	2.3V to 2.7V	1.65V to 1.95V	Unit	
			Min	imums			
4.5V to 5.5V	A to B	50	50	40	30	MHz	
	B to A	50	50	40	40	MHz	
3.0V to 3.6V	A to B	50	50	40	19	MHz	
3.0 0 10 3.0 0	B to A	50	50	40	40		
2.27/40.2.77/	A to B	40	40	30	19) (III	
2.3V to 2.7V	B to A	40	40	30	30	MHz	
1.65V to 1.95V	A to B	40	40	30	19	MHa	
	B to A	30	30	19	19	MHz	

Note:

14. F-toggle guaranteed by design simulation; not production tested.

AC Characteristics⁽¹⁵⁾

Output Load: $C_L = 50 pF$, $R_{PU} = NC$, push / pull driver, and $TA = -40^{\circ}$ C to $+85^{\circ}$ C.

					Vo	ССВ				
Symbol	Parameter	4.5V t	o 5.5V	3.0V t	o 3.6V	2.3V t	o 2.7V	1.65V t	o 1.95V	Unit
		Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	
V _{CCA} =4.5	5V to 5.5V		ı							
,	A to B	1	3	1	3	1	3	1	3	
$t_{\rm PLH}$	B to A	1	3	2	4	3	5	4	7	ns
,	A to B	2	4	3	5	4	6	5	7	
$t_{ m PHL}$	B to A	2	4	2	5	2	6	5	7	ns
4	OE to A	4	5	6	10	5	9	7	15	
t_{PZL}	OE to B	3	5	4	7	5	8	10	15	ns
,	OE to A	65	100	65	105	65	105	65	105	
$t_{\rm PLZ}$	OE to B	5	9	6	10	7	12	9	16	ns
V _{CCA} =3.0	OV to 3.6V									
4	A to B	2.0	5.0	1.5	3.0	1.5	3.0	1.5	3.0	
$t_{ m PLH}$	B to A	1.5	3.0	1.5	4.0	2.0	6.0	3.0	9.0	ns
4	A to B	2.0	4.0	2.0	4.0	2.0	5.0	3.0	5.0	ns
t_{PHL}	B to A	2.0	4.0	2.0	4.0	2.0	5.0	3.0	5.0	
1	OE to A	4.0	8.0	5.0	9.0	6.0	11.0	7.0	15.0	ns
t_{PZL}	OE to B	4.0	8.0	6.0	9.0	8.0	11.0	10.0	14.0	
4	OE to A	100	115	100	115	100	115	100	115	
t_{PLZ}	OE to B	5	10	4	8	5	10	9	15	ns
$t_{ m skew}$	A Port,B Port ⁽¹⁶⁾	0.5	1.5	0.5	1.0	0.5	1.0	0.5	1.0	ns
V _{CCA} =2.3	3V to 2.7V		•		•	•	•	•	•	
	A to B	2.5	5.0	2.5	5.0	2.0	4.0	1.0	3.0	
$t_{\rm PLH}$	B to A	1.5	3.0	2.0	4.0	3.0	6.0	5.0	10.0	ns
	A to B	2.0	5.0	2.0	5.0	2.0	5.0	3.0	6.0	
$t_{ m PHL}$	B to A	2.0	5.0	2.0	5.0	2.0	5.0	3.0	6.0	ns
,	OE to A	5.0	10.0	5.0	10.0	6.0	12.0	9.0	18.0	
t_{PZL}	OE to B	4.0	8.0	4.5	9.0	5.0	10.0	9.0	18.0	ns
4	OE to A	100	115	100	115	100	115	100	115	44.0
$t_{\rm PLZ}$	OE to B	65	110	62	110	65	115	12	25	ns
$t_{ m skew}$	A Port,B Port ⁽¹⁶⁾	0.5	1.5	0.5	1.0	0.5	1.0	0.5	1.0	ns
V _{CCA} =1.0	65V to 1.95V		•		•	•	•	•	•	•
,	A to B	4	7	4	7	5	8	5	10	
$t_{\rm PLH}$	B to A	1.0	2.0	1.0	2.0	1.5	3.0	5.0	10.0	ns
t_{PHL}	A to B	5	8	3	7	3	7	3	7	ns

	B to A	4	8	3	7	3	7	3	7	
4	OE to A	11	15	11	14	14	28	14	23	
t_{PZL}	OE to B	6	14	6	14	6	14	9	16	ns
,	OE to A	75	115	75	115	75	115	75	115	44.0
$t_{\rm PLZ}$	OE to B	75	115	75	115	75	115	75	115	ns
$t_{ m skew}$	A Port,B Port ⁽¹⁶⁾	0.5	1.5	0.5	1.0	0.5	1.0	0.5	1.0	ns

Notes:

- 15. AC characteristics are guaranteed by design and characterization.
- 16. Skew is the variation of propagation delay between output signals and applies only to output signals on the same port (An or Bn) and switching with the same polarity (LOW-to-HIGH or HIGH-to-LOW) (see Figure 11). Skew is guaranteed; not production tested.

Capacitance

 $T_A = +25$ ° C.

Symbol	Parameter	Conditions	TYP.	Unit
C_{IN}	Input Capacitance Control Pin (OE)	$V_{CCA} = V_{CCB} = GND$	2.2	pF
C _{I/O}	Input/Output Capacitance, An, Bn	$V_{CCA} = V_{CCB} = 5.0V$, $OE = GND$	13	pF




Table 1. Propagation Delay Table⁽¹⁷⁾

Test	Input Signal	Output Enable Control
t _{PLH} , t _{PHL}	Data Pulses	$ m V_{CCA}$
t _{PZL} (OE to An, Bn)	0V	LOW to HIGH Switch
t _{PLZ} (OE to An, Bn)	0V	HIGH to LOW Switch


Note:


17. For t_{PZL} and t_{PLZ} testing, an external 2.2K pull-up resister to V_{CCO} is required in order to force the I/O pins high while OE is Low because when OE is low, the internal $10K\Omega$ RPUs are decoupled from their respective VCC'S.


Table 2. AC Load Table


V _{CCO}	$C_{ m L}$	$\mathbf{R}_{\mathbf{L}}$
1.8±0.15V	50pF	NC
2.5±0.2V	50pF	NC
3.3±0.3V	50pF	NC
5.0±0.5V	50pF	NC

Timing Diagrams










Notes:

- $$\begin{split} 18. & \text{Input } t_R = t_F = 2.0 \text{ns}, \ 10\% \ \text{to } 90\% \ \text{at } V_{IN} = 1.65 \text{V to } 1.95 \text{V}; \\ & \text{Input } t_R = t_F = 2.0 \text{ns}, \ 10\% \ \text{to } 90\% \ \text{at } V_{IN} = 2.3 \ \text{to } 2.7 \text{V}; \\ & \text{Input } t_R = t_F = 2.5 \text{ns}, \ 10\% \ \text{to } 90\%, \ \text{at } V_{IN} = 3.0 \text{V to } 3.6 \text{V only}; \\ & \text{Input } t_R = t_F = 2.5 \text{ns}, \ 10\% \ \text{to } 90\%, \ \text{at } V_{IN} = 4.5 \text{V to } 5.5 \ \text{only}. \end{split}$$
- 19. $V_{CCI} = V_{CCA}$ for control pin OE or Vmi = $(V_{CCA} / 2)$.

Package Dimension



Revision History and Checking Table

No.	Version	Date	Revision Item	Request	Function and characteristic checking	Package dimension checking	Typos checking
1	1.0	2016-08-29	Original Version	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li	Zhu Jun Li
2	1.1	2016-09-23	Updated Pin Configuration	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li	Zhu Jun Li
3	1.2	2016-11-08	Updated PIN1 shape	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li	Zhu Jun Li
4	1.3	2017-10-11	Add Tj	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li	Zhu Jun Li